Home
last modified time | relevance | path

Searched refs:VMDQ_P (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/intel/ixgbe/
Dixgbe_main.c3863 IXGBE_PFVFRETA(i >> 2, VMDQ_P(pool)), in ixgbe_store_vfreta()
3910 IXGBE_PFVFRSSRK(i, VMDQ_P(pool)), in ixgbe_setup_vfreta()
3994 IXGBE_PFVFMRQC(VMDQ_P(pool)), in ixgbe_setup_mrqc()
4177 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(VMDQ_P(pool)), psrtype); in ixgbe_setup_psrtype()
4194 vmdctl |= VMDQ_P(0) << IXGBE_VT_CTL_POOL_SHIFT; in ixgbe_configure_virtualization()
4203 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(VMDQ_P(pool)), vmolr); in ixgbe_configure_virtualization()
4205 vf_shift = VMDQ_P(0) % 32; in ixgbe_configure_virtualization()
4206 reg_offset = (VMDQ_P(0) >= 32) ? 1 : 0; in ixgbe_configure_virtualization()
4217 hw->mac.ops.set_vmdq(hw, 0, VMDQ_P(0)); in ixgbe_configure_virtualization()
4420 hw->mac.ops.set_vfta(&adapter->hw, vid, VMDQ_P(0), true, !!vid); in ixgbe_vlan_rx_add_vid()
[all …]
Dixgbe_sriov.c453 err = hw->mac.ops.set_vfta(hw, vid, VMDQ_P(0), true, false); in ixgbe_set_vf_vlan()
583 pool_mask = ~BIT(VMDQ_P(0) % 32); in ixgbe_clear_vf_vlans()
606 if (bits[(VMDQ_P(0) / 32) ^ 1] || in ixgbe_clear_vf_vlans()
607 (bits[VMDQ_P(0) / 32] & pool_mask)) in ixgbe_clear_vf_vlans()
Dixgbe_fcoe.c654 etqf |= VMDQ_P(0) << IXGBE_ETQF_POOL_SHIFT; in ixgbe_configure_fcoe()
689 etqf |= VMDQ_P(0) << IXGBE_ETQF_POOL_SHIFT; in ixgbe_configure_fcoe()
Dixgbe.h168 #define VMDQ_P(p) ((p) + adapter->ring_feature[RING_F_VMDQ].offset) macro