Home
last modified time | relevance | path

Searched refs:WM_D (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c611 .wm_inst = WM_D,
648 .wm_inst = WM_D,
685 .wm_inst = WM_D,
722 .wm_inst = WM_D,
759 .wm_inst = WM_D,
833 bw_params->wm_table.entries[WM_D].pstate_latency_us = LPDDR_MEM_RETRAIN_LATENCY; in rn_clk_mgr_helper_populate_bw_params()
834 bw_params->wm_table.entries[WM_D].wm_inst = WM_D; in rn_clk_mgr_helper_populate_bw_params()
835 bw_params->wm_table.entries[WM_D].wm_type = WM_TYPE_RETRAINING; in rn_clk_mgr_helper_populate_bw_params()
836 bw_params->wm_table.entries[WM_D].valid = true; in rn_clk_mgr_helper_populate_bw_params()
/drivers/gpu/drm/amd/display/dc/inc/hw/
Dclk_mgr.h40 #define WM_D 3 macro
/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c46 #define WM_D 3 macro
1606 ranges.reader_wm_sets[3].wm_inst = WM_D; in dcn_bw_notify_pplib_of_wm_ranges()
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c1146 table_entry = &bw_params->wm_table.entries[WM_D]; in dcn21_calculate_wm()