Home
last modified time | relevance | path

Searched refs:WM_SET_COUNT (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/display/dc/inc/hw/
Dclk_mgr.h41 #define WM_SET_COUNT 4 macro
68 #define WM_SET_COUNT 4 macro
193 struct nv_wm_range_entry nv_entries[WM_SET_COUNT];
195 struct wm_range_table_entry entries[WM_SET_COUNT];
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c431 for (i = 0; i < WM_SET_COUNT; i++) { in build_watermark_ranges()
817 for (i = 0; i < WM_SET_COUNT; i++) { in rn_clk_mgr_helper_populate_bw_params()
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c1062 for (i = 0; i < WM_SET_COUNT; i++) { in patch_bounding_box()
1069 for (i = 0; i < WM_SET_COUNT; i++) { in patch_bounding_box()
1080 for (i = 0; i < WM_SET_COUNT; i++) { in patch_bounding_box()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_clk_mgr.c360 for (i = 0; i < WM_SET_COUNT; i++) in dcn3_notify_wm_ranges()
/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c42 #define WM_SET_COUNT 4 macro
1573 ranges.num_reader_wm_sets = WM_SET_COUNT; in dcn_bw_notify_pplib_of_wm_ranges()
1574 ranges.num_writer_wm_sets = WM_SET_COUNT; in dcn_bw_notify_pplib_of_wm_ranges()