Home
last modified time | relevance | path

Searched refs:clamping (Results 1 – 15 of 15) sorted by relevance

/drivers/thermal/intel/
Dintel_powerclamp.c72 static bool clamping; variable
84 bool clamping; member
405 if (clamping && w_data->clamping && cpu_online(w_data->cpu)) in clamp_balancing_func()
437 if (clamping && w_data->clamping && cpu_online(w_data->cpu)) in clamp_idle_injection_func()
474 if (true == clamping) in poll_pkg_cstate()
490 w_data->clamping = true; in start_power_clamp_worker()
506 w_data->clamping = false; in stop_power_clamp_worker()
540 clamping = true; in start_power_clamp()
561 clamping = false; in end_power_clamp()
573 if (clamping == false) in powerclamp_cpu_online()
[all …]
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_opp.c658 struct clamping_and_pixel_encoding_params *clamping) in dce110_opp_program_fmt() argument
663 if (clamping->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce110_opp_program_fmt()
672 clamping); in dce110_opp_program_fmt()
674 if (clamping->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce110_opp_program_fmt()
684 struct clamping_and_pixel_encoding_params *clamping) in dce60_opp_program_fmt() argument
689 if (clamping->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce60_opp_program_fmt()
698 clamping); in dce60_opp_program_fmt()
700 if (clamping->pixel_encoding == PIXEL_ENCODING_YCBCR420) in dce60_opp_program_fmt()
Ddce_opp.h353 struct clamping_and_pixel_encoding_params *clamping);
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_opp.c287 struct clamping_and_pixel_encoding_params *clamping) in opp1_program_fmt() argument
291 if (clamping->pixel_encoding == PIXEL_ENCODING_YCBCR420) in opp1_program_fmt()
302 clamping); in opp1_program_fmt()
Ddcn10_opp.h174 struct clamping_and_pixel_encoding_params *clamping);
Ddcn10_resource.c1095 stream->clamping.clamping_level = CLAMPING_FULL_RANGE; in build_clamping_params()
1096 stream->clamping.c_depth = stream->timing.display_color_depth; in build_clamping_params()
1097 stream->clamping.pixel_encoding = stream->timing.pixel_encoding; in build_clamping_params()
1110 pipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding; in build_pipe_hw_param()
Ddcn10_hw_sequencer.c832 &stream->clamping); in dcn10_enable_stream_timing()
/drivers/gpu/drm/amd/display/dc/inc/hw/
Dopp.h277 struct clamping_and_pixel_encoding_params *clamping);
/drivers/gpu/drm/amd/display/dc/
Ddc_stream.h189 struct clamping_and_pixel_encoding_params clamping; member
/drivers/gpu/drm/amd/display/dc/core/
Ddc_resource.c441 if (stream1->clamping.c_depth != stream2->clamping.c_depth) in resource_are_streams_timing_synchronizable()
464 if (stream1->clamping.c_depth != COLOR_DEPTH_888 || in is_dp_and_hdmi_sharable()
465 stream2->clamping.c_depth != COLOR_DEPTH_888) in is_dp_and_hdmi_sharable()
Ddc.c2326 &stream->clamping); in commit_planes_do_stream_update()
2330 &stream->clamping); in commit_planes_do_stream_update()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c1628 stream->clamping.clamping_level = CLAMPING_FULL_RANGE; in build_clamping_params()
1629 stream->clamping.c_depth = stream->timing.display_color_depth; in build_clamping_params()
1630 stream->clamping.pixel_encoding = stream->timing.pixel_encoding; in build_clamping_params()
1643 pipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding; in build_pipe_hw_param()
Ddcn20_hwseq.c1639 &pipe_ctx->stream->clamping); in dcn20_program_pipe()
/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_hw_sequencer.c1476 &stream->clamping); in apply_single_controller_ctx_to_hw()
1487 &stream->clamping); in apply_single_controller_ctx_to_hw()
Ddce110_resource.c933 pipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding; in dce110_resource_build_pipe_hw_param()