Home
last modified time | relevance | path

Searched refs:data_dma_base (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/nouveau/include/nvfw/
Dflcn.h13 u32 data_dma_base; member
33 u64 data_dma_base; member
53 u32 data_dma_base; member
72 u64 data_dma_base; member
89 u64 data_dma_base; member
Dhs.h23 u32 data_dma_base; member
/drivers/gpu/drm/nouveau/nvkm/nvfw/
Dflcn.c34 nvkm_debug(subdev, "\tdataDmaBase : 0x%x\n", hdr->data_dma_base); in loader_config_dump()
55 nvkm_debug(subdev, "\tdataDmaBase : 0x%llx\n", hdr->data_dma_base); in loader_config_v1_dump()
80 nvkm_debug(subdev, "\tdataDmaBase : 0x%x\n", hdr->data_dma_base); in flcn_bl_dmem_desc_dump()
104 nvkm_debug(subdev, "\tdataDmaBase : 0x%llx\n", hdr->data_dma_base); in flcn_bl_dmem_desc_v1_dump()
Dhs.c52 nvkm_debug(subdev, "\tdataDmaBase : 0x%x\n", hdr->data_dma_base); in nvfw_hs_load_header()
/drivers/gpu/drm/nouveau/nvkm/engine/sec2/
Dgp102.c93 hdr.data_dma_base = hdr.data_dma_base + adjust; in gp102_sec2_acr_bld_patch()
109 .data_dma_base = lsfw->offset.img + lsfw->app_start_offset + in gp102_sec2_acr_bld_write()
277 hdr.data_dma_base = hdr.data_dma_base + adjust; in gp102_sec2_acr_bld_patch_1()
292 .data_dma_base = lsfw->offset.img + lsfw->app_start_offset + in gp102_sec2_acr_bld_write_1()
/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgp108.c34 hdr.data_dma_base = hdr.data_dma_base + adjust; in gp108_gr_acr_bld_patch()
52 .data_dma_base = data, in gp108_gr_acr_bld_write()
Dgm20b.c43 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_gr_acr_bld_patch()
44 hdr.data_dma_base = lower_32_bits((addr + adjust) >> 8); in gm20b_gr_acr_bld_patch()
64 .data_dma_base = lower_32_bits(data), in gm20b_gr_acr_bld_write()
Dgm200.c52 hdr.data_dma_base = hdr.data_dma_base + adjust; in gm200_gr_acr_bld_patch()
70 .data_dma_base = data, in gm200_gr_acr_bld_write()
/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
Dgm20b.c85 addr = ((u64)hdr.data_dma_base1 << 40 | hdr.data_dma_base << 8); in gm20b_pmu_acr_bld_patch()
86 hdr.data_dma_base = lower_32_bits((addr + adjust) >> 8); in gm20b_pmu_acr_bld_patch()
109 .data_dma_base = lower_32_bits(data), in gm20b_pmu_acr_bld_write()
/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
Dgp108.c39 .data_dma_base = hsf->vma->addr + hsf->data_addr, in gp108_acr_hsfw_bld()
Dgm20b.c59 .data_dma_base = (hsf->vma->addr + hsf->data_addr) >> 8, in gm20b_acr_load_bld()
Dhsfw.c99 hsfw->data_addr = lhdr->data_dma_base; in nvkm_acr_hsfw_load_image()
Dgm200.c233 .data_dma_base = hsf->vma->addr + hsf->data_addr, in gm200_acr_hsfw_bld()
/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dgp102.c76 nvkm_falcon_load_dmem(falcon, scrub_data + lhdr->data_dma_base, 0, in gp102_fb_vpr_scrub()