Home
last modified time | relevance | path

Searched refs:dbr_addr (Results 1 – 9 of 9) sorted by relevance

/drivers/staging/most/dim2/
Dhal.c763 ch->dbr_addr = alloc_dbr(ch->dbr_size); in init_ctrl_async()
764 if (ch->dbr_addr >= DBR_SIZE) in init_ctrl_async()
770 ch->dbr_addr, ch->dbr_size, 0); in init_ctrl_async()
845 ch->dbr_addr = alloc_dbr(ch->dbr_size); in dim_init_isoc()
846 if (ch->dbr_addr >= DBR_SIZE) in dim_init_isoc()
851 dim2_configure_channel(ch->addr, CAT_CT_VAL_ISOC, is_tx, ch->dbr_addr, in dim_init_isoc()
873 ch->dbr_addr = alloc_dbr(ch->dbr_size); in dim_init_sync()
874 if (ch->dbr_addr >= DBR_SIZE) in dim_init_sync()
879 dim2_clear_dbr(ch->dbr_addr, ch->dbr_size); in dim_init_sync()
881 ch->dbr_addr, ch->dbr_size, 0); in dim_init_sync()
[all …]
Dhal.h50 u16 dbr_addr; member
/drivers/infiniband/hw/mlx5/
Dsrq_cmd.c37 MLX5_SET64(wq, wq, dbr_addr, in->db_record); in set_wq()
50 MLX5_SET64(srqc, srqc, dbr_addr, in->db_record); in set_srqc()
65 in->db_record = MLX5_GET64(wq, wq, dbr_addr); in get_wq()
78 in->db_record = MLX5_GET64(srqc, srqc, dbr_addr); in get_srqc()
Dqp.c1248 MLX5_SET64(wq, wq, dbr_addr, MLX5_GET64(qpc, qpc, dbr_addr)); in create_raw_packet_qp_sq()
1338 MLX5_SET64(wq, wq, dbr_addr, MLX5_GET64(qpc, qpc, dbr_addr)); in create_raw_packet_qp_rq()
1885 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_xrc_tgt_qp()
2053 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_user_qp()
2196 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_kernel_qp()
3968 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in __mlx5_ib_modify_qp()
4930 MLX5_SET64(wq, wq, dbr_addr, rwq->db.dma); in create_rq()
Dcq.c985 MLX5_SET64(cqc, cqc, dbr_addr, cq->db.dma); in mlx5_ib_create_cq()
/drivers/net/ethernet/mellanox/mlx5/core/fpga/
Dconn.c460 MLX5_SET64(cqc, cqc, dbr_addr, conn->cq.wq_ctrl.db.dma); in mlx5_fpga_conn_create_cq()
576 MLX5_SET64(qpc, qpc, dbr_addr, conn->qp.wq_ctrl.db.dma); in mlx5_fpga_conn_create_qp()
687 MLX5_SET64(qpc, qpc, dbr_addr, conn->qp.wq_ctrl.db.dma); in mlx5_fpga_conn_init_qp()
/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_send.c172 MLX5_SET64(qpc, qpc, dbr_addr, dr_qp->wq_ctrl.db.dma); in dr_create_rc_qp()
759 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma); in dr_create_cq()
/drivers/vdpa/mlx5/net/
Dmlx5_vnet.c410 MLX5_SET64(qpc, qpc, dbr_addr, vqp->db.dma); in qp_create()
561 MLX5_SET64(cqc, cqc, dbr_addr, vcq->db.dma); in cq_create()
/drivers/net/ethernet/mellanox/mlx5/core/
Den_main.c680 MLX5_SET64(wq, wq, dbr_addr, rq->wq_ctrl.db.dma); in mlx5e_create_rq()
1264 MLX5_SET64(wq, wq, dbr_addr, csp->wq_ctrl->db.dma); in mlx5e_create_sq()
1648 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma); in mlx5e_create_cq()