Home
last modified time | relevance | path

Searched refs:display_count (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/gma500/
Dpower.c56 dev_priv->display_count = 0; /* Currently no users */ in gma_power_init()
196 if (dev_priv->display_count) { in gma_power_suspend()
258 dev_priv->display_count++; in gma_power_begin()
272 dev_priv->display_count++; in gma_power_begin()
293 dev_priv->display_count--; in gma_power_end()
294 WARN_ON(dev_priv->display_count < 0); in gma_power_end()
313 if (dev_priv->display_count) in psb_runtime_idle()
Dpsb_drv.h478 int display_count; member
/drivers/gpu/drm/amd/display/dc/clk_mgr/
Dclk_mgr.c51 int i, display_count; in clk_mgr_helper_get_active_display_cnt() local
53 display_count = 0; in clk_mgr_helper_get_active_display_cnt()
64 display_count++; in clk_mgr_helper_get_active_display_cnt()
67 return display_count; in clk_mgr_helper_get_active_display_cnt()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
Drv1_clk_mgr.c201 int display_count; in rv1_update_clocks() local
212 display_count = clk_mgr_helper_get_active_display_cnt(dc, context); in rv1_update_clocks()
214 if (display_count == 0) in rv1_update_clocks()
224 pp_smu->set_display_count(&pp_smu->pp_smu, display_count); in rv1_update_clocks()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c62 int i, display_count; in rn_get_active_display_cnt_wa() local
65 display_count = 0; in rn_get_active_display_cnt_wa()
89 display_count++; in rn_get_active_display_cnt_wa()
93 if (display_count == 0 && tmds_present) in rn_get_active_display_cnt_wa()
94 display_count = 1; in rn_get_active_display_cnt_wa()
96 return display_count; in rn_get_active_display_cnt_wa()
115 int display_count; in rn_update_clocks() local
133 display_count = rn_get_active_display_cnt_wa(dc, context); in rn_update_clocks()
135 if (display_count == 0) { in rn_update_clocks()
Drn_clk_mgr_vbios_smu.h36 void rn_vbios_smu_set_dcn_low_power_state(struct clk_mgr_internal *clk_mgr, int display_count);
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
Ddcn20_clk_mgr.c153 int display_count; in dcn2_update_clocks() local
175 display_count = clk_mgr_helper_get_active_display_cnt(dc, context); in dcn2_update_clocks()
179 if (display_count == 0) in dcn2_update_clocks()
184 pp_smu->set_display_count(&pp_smu->pp_smu, display_count); in dcn2_update_clocks()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_clk_mgr.c234 int display_count; in dcn3_update_clocks() local
257 display_count = clk_mgr_helper_get_active_display_cnt(dc, context); in dcn3_update_clocks()
259 if (display_count == 0) in dcn3_update_clocks()
263 dcn30_smu_set_num_of_displays(clk_mgr, display_count); in dcn3_update_clocks()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
Ddce110_clk_mgr.c169 pp_display_cfg->display_count = num_cfgs; in dce110_fill_display_configs()
235 if (pp_display_cfg->display_count == 1) { in dce11_pplib_apply_display_requirements()
/drivers/gpu/drm/amd/display/dc/
Ddm_services_types.h203 uint8_t display_count; member
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_pp_smu.c64 pp_display_cfg->display_count; in dm_pp_apply_display_requirements()
66 pp_display_cfg->display_count; in dm_pp_apply_display_requirements()
99 for (i = 0; i < pp_display_cfg->display_count; i++) { in dm_pp_apply_display_requirements()
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c541 pp_display_cfg->display_count = num_cfgs; in dce110_fill_display_configs()
655 if (pp_display_cfg->display_count == 1) { in dce11_pplib_apply_display_requirements()