Home
last modified time | relevance | path

Searched refs:div_core_mask (Results 1 – 13 of 13) sorted by relevance

/drivers/clk/rockchip/
Dclk-cpu.c94 clksel0 &= reg_data->div_core_mask; in rockchip_cpuclk_recalc_rate()
149 if (alt_div > reg_data->div_core_mask) { in rockchip_cpuclk_pre_rate_change()
151 __func__, alt_div, reg_data->div_core_mask); in rockchip_cpuclk_pre_rate_change()
152 alt_div = reg_data->div_core_mask; in rockchip_cpuclk_pre_rate_change()
165 writel(HIWORD_UPDATE(alt_div, reg_data->div_core_mask, in rockchip_cpuclk_pre_rate_change()
209 writel(HIWORD_UPDATE(0, reg_data->div_core_mask, in rockchip_cpuclk_post_rate_change()
Dclk-rk3188.c150 .div_core_mask = 0x1f,
189 .div_core_mask = 0x1f,
Dclk-rk3368.c159 .div_core_mask = 0x1f,
171 .div_core_mask = 0x1f,
Dclk-rk3036.c107 .div_core_mask = 0x1f,
Dclk-rk3128.c122 .div_core_mask = 0x1f,
Dclk-rk3228.c124 .div_core_mask = 0x1f,
Dclk-rk3399.c296 .div_core_mask = 0x1f,
306 .div_core_mask = 0x1f,
Dclk-rk3328.c135 .div_core_mask = 0x1f,
Dclk-rv1108.c111 .div_core_mask = 0x1f,
Dclk.h344 u32 div_core_mask; member
Dclk-rk3288.c184 .div_core_mask = 0x1f,
Dclk-px30.c129 .div_core_mask = 0xf,
Dclk-rk3308.c114 .div_core_mask = 0xf,