Searched refs:dst_width (Results 1 – 12 of 12) sorted by relevance
/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_hw_util.h | 114 u32 dst_width; member 274 uint32_t dst_width; member
|
D | dpu_plane.c | 195 int dst_width, src_height, dst_height, fps; in _dpu_plane_calc_clk() local 201 dst_width = drm_rect_width(&pdpu->pipe_cfg.dst_rect); in _dpu_plane_calc_clk() 206 dst_width * mode->vtotal * fps; in _dpu_plane_calc_clk() 584 scale_cfg->dst_width = dst_w; in _dpu_plane_setup_scaler3()
|
D | dpu_hw_util.c | 237 dst = (scaler3_cfg->dst_width & 0x1FFFF) | in dpu_hw_setup_scaler3()
|
/drivers/media/platform/sti/bdisp/ |
D | bdisp-hw.c | 768 s32 dst_width = dst->crop.width; in bdisp_hw_build_node() local 781 dst_x_offset = (src_x_offset * dst_width) / ctx->src.crop.width; in bdisp_hw_build_node() 783 dst_rect.width = (src_rect.width * dst_width) / ctx->src.crop.width; in bdisp_hw_build_node() 844 dst_width /= 2; in bdisp_hw_build_node() 849 node->txy |= cfg->hflip ? (dst_width - dst_x_offset - 1) : in bdisp_hw_build_node()
|
/drivers/media/platform/ |
D | imx-pxp.c | 726 u32 dst_width, dst_height, dst_stride, dst_fourcc; in pxp_start() local 738 dst_width = ctx->q_data[V4L2_M2M_DST].width; in pxp_start() 790 out_lrc = BF_PXP_OUT_LRC_X(dst_width - 1) | in pxp_start() 794 out_ps_lrc = BF_PXP_OUT_PS_LRC_X(dst_width - 1) | in pxp_start() 800 decx = (src_width <= dst_width) ? 0 : ilog2(src_width / dst_width); in pxp_start() 835 xscale = (src_width >> decx) * 0x1000 / dst_width; in pxp_start() 852 xscale = (src_width - 2) * 0x1000 / (dst_width - 1); in pxp_start() 855 xscale = (src_width - 1) * 0x1000 / (dst_width - 1); in pxp_start()
|
/drivers/dma/ |
D | idma64.c | 237 u32 src_width, dst_width; in idma64_hw_desc_fill() local 245 dst_width = __ffs(config->dst_addr_width); in idma64_hw_desc_fill() 252 dst_width = __ffs(dar | hw->len | 4); in idma64_hw_desc_fill() 262 IDMA64C_CTLL_DST_WIDTH(dst_width) | in idma64_hw_desc_fill()
|
D | uniphier-xdmac.c | 135 u32 dst_mode, dst_width; in uniphier_xdmac_chan_start() local 165 dst_width = FIELD_PREP(XDMAC_DADM_DTW_MASK, __ffs(buswidth)); in uniphier_xdmac_chan_start() 180 dst_mode |= dst_width; in uniphier_xdmac_chan_start()
|
D | zx_dma.c | 461 enum zx_dma_burst_width dst_width; in zx_pre_config() local 478 dst_width = zx_dma_burst_width(cfg->dst_addr_width); in zx_pre_config() 484 | ZX_SRC_BURST_WIDTH(dst_width) in zx_pre_config() 485 | ZX_DST_BURST_WIDTH(dst_width); in zx_pre_config()
|
D | sun6i-dma.c | 585 s8 src_width, dst_width, src_burst, dst_burst; in set_config() local 617 dst_width = convert_buswidth(dst_addr_width); in set_config() 622 DMA_CHAN_CFG_DST_WIDTH(dst_width); in set_config()
|
D | at_hdmac.c | 772 unsigned int dst_width; in atc_prep_dma_memcpy() local 793 src_width = dst_width = atc_get_xfer_width(src, dest, len); in atc_prep_dma_memcpy() 796 ATC_DST_WIDTH(dst_width); in atc_prep_dma_memcpy()
|
/drivers/gpu/drm/i915/display/ |
D | intel_overlay.c | 622 if (params->dst_width > 1) in update_scaling_factors() 624 params->dst_width; in update_scaling_factors() 808 iowrite32(params->dst_height << 16 | params->dst_width, ®s->DWINSZ); in intel_overlay_do_put_image() 935 if (rec->dst_height == 0 || rec->dst_width == 0) in check_overlay_dst() 939 rec->dst_x + rec->dst_width <= pipe_config->pipe_src_w && in check_overlay_dst() 956 tmp = ((rec->src_scan_width << 16) / rec->dst_width) >> 16; in check_overlay_scaling()
|
/drivers/dma/dw/ |
D | core.c | 552 unsigned int dst_width; in dwc_prep_dma_memcpy() local 568 src_width = dst_width = __ffs(data_width | src | dest | len); in dwc_prep_dma_memcpy() 571 | DWC_CTLL_DST_WIDTH(dst_width) in dwc_prep_dma_memcpy()
|