Home
last modified time | relevance | path

Searched refs:ectl (Results 1 – 3 of 3) sorted by relevance

/drivers/s390/cio/
Ddevice_status.c82 cdev->private->dma_area->irb.scsw.cmd.ectl = 0; in ccw_device_accumulate_ecw()
85 cdev->private->dma_area->irb.scsw.cmd.ectl = irb->scsw.cmd.ectl; in ccw_device_accumulate_ecw()
87 if (!cdev->private->dma_area->irb.scsw.cmd.ectl) in ccw_device_accumulate_ecw()
/drivers/pci/controller/
Dpci-tegra.c333 } ectl; member
596 value |= soc->ectl.regs.rp_ectl_2_r1; in tegra_pcie_program_ectl_settings()
601 value |= soc->ectl.regs.rp_ectl_4_r1 << in tegra_pcie_program_ectl_settings()
607 value |= soc->ectl.regs.rp_ectl_5_r1; in tegra_pcie_program_ectl_settings()
612 value |= soc->ectl.regs.rp_ectl_6_r1; in tegra_pcie_program_ectl_settings()
617 value |= soc->ectl.regs.rp_ectl_2_r2; in tegra_pcie_program_ectl_settings()
622 value |= soc->ectl.regs.rp_ectl_4_r2 << in tegra_pcie_program_ectl_settings()
628 value |= soc->ectl.regs.rp_ectl_5_r2; in tegra_pcie_program_ectl_settings()
633 value |= soc->ectl.regs.rp_ectl_6_r2; in tegra_pcie_program_ectl_settings()
700 if (soc->ectl.enable) in tegra_pcie_port_enable()
[all …]
/drivers/infiniband/hw/hfi1/
Dpcie.c467 u16 rc_mrrs, ep_mrrs, max_mrrs, ectl; in tune_pcie_caps() local
474 ret = pcie_capability_read_word(dd->pcidev, PCI_EXP_DEVCTL, &ectl); in tune_pcie_caps()
475 if ((!ret) && !(ectl & PCI_EXP_DEVCTL_EXT_TAG)) { in tune_pcie_caps()
477 ectl |= PCI_EXP_DEVCTL_EXT_TAG; in tune_pcie_caps()
479 PCI_EXP_DEVCTL, ectl); in tune_pcie_caps()