Home
last modified time | relevance | path

Searched refs:hw_clk_to_pll (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/msm/hdmi/
Dhdmi_pll_8960.c21 #define hw_clk_to_pll(x) container_of(x, struct hdmi_pll_8960, clk_hw) macro
254 struct hdmi_pll_8960 *pll = hw_clk_to_pll(hw); in hdmi_pll_enable()
339 struct hdmi_pll_8960 *pll = hw_clk_to_pll(hw); in hdmi_pll_disable()
371 struct hdmi_pll_8960 *pll = hw_clk_to_pll(hw); in hdmi_pll_recalc_rate()
387 struct hdmi_pll_8960 *pll = hw_clk_to_pll(hw); in hdmi_pll_set_rate()
Dhdmi_phy_8996.c39 #define hw_clk_to_pll(x) container_of(x, struct hdmi_pll_8996, clk_hw) macro
398 struct hdmi_pll_8996 *pll = hw_clk_to_pll(hw); in hdmi_8996_pll_set_clk_rate()
594 struct hdmi_pll_8996 *pll = hw_clk_to_pll(hw); in hdmi_8996_pll_prepare()
647 struct hdmi_pll_8996 *pll = hw_clk_to_pll(hw); in hdmi_8996_pll_recalc_rate()
666 struct hdmi_pll_8996 *pll = hw_clk_to_pll(hw); in hdmi_8996_pll_unprepare()
675 struct hdmi_pll_8996 *pll = hw_clk_to_pll(hw); in hdmi_8996_pll_is_enabled()
/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll.c54 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in msm_dsi_pll_helper_clk_round_rate()
66 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in msm_dsi_pll_helper_clk_prepare()
73 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in msm_dsi_pll_helper_clk_unprepare()
Ddsi_pll_28nm_8960.c112 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_set_rate()
153 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_is_enabled()
163 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_recalc_rate()
Ddsi_pll_28nm.c130 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_set_rate()
245 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_is_enabled()
255 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_28nm_clk_recalc_rate()
Ddsi_pll_10nm.c319 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_10nm_vco_set_rate()
406 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_10nm_vco_prepare()
461 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_10nm_vco_unprepare()
484 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_10nm_vco_recalc_rate()
Ddsi_pll_7nm.c337 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_7nm_vco_set_rate()
436 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_7nm_vco_prepare()
487 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_7nm_vco_unprepare()
510 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_7nm_vco_recalc_rate()
Ddsi_pll.h40 #define hw_clk_to_pll(x) container_of(x, struct msm_dsi_pll, clk_hw) macro
Ddsi_pll_14nm.c577 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_14nm_vco_set_rate()
627 struct msm_dsi_pll *pll = hw_clk_to_pll(hw); in dsi_pll_14nm_vco_recalc_rate()