Home
last modified time | relevance | path

Searched refs:m (Results 1 – 25 of 1372) sorted by relevance

12345678910>>...55

/drivers/media/test-drivers/vidtv/
Dvidtv_mux.c34 *vidtv_mux_get_pid_ctx(struct vidtv_mux *m, u16 pid) in vidtv_mux_get_pid_ctx() argument
38 hash_for_each_possible(m->pid_ctx, ctx, h, pid) in vidtv_mux_get_pid_ctx()
45 *vidtv_mux_create_pid_ctx_once(struct vidtv_mux *m, u16 pid) in vidtv_mux_create_pid_ctx_once() argument
49 ctx = vidtv_mux_get_pid_ctx(m, pid); in vidtv_mux_create_pid_ctx_once()
59 hash_add(m->pid_ctx, &ctx->h, pid); in vidtv_mux_create_pid_ctx_once()
64 static void vidtv_mux_pid_ctx_destroy(struct vidtv_mux *m) in vidtv_mux_pid_ctx_destroy() argument
70 hash_for_each_safe(m->pid_ctx, bkt, tmp, ctx, h) { in vidtv_mux_pid_ctx_destroy()
76 static int vidtv_mux_pid_ctx_init(struct vidtv_mux *m) in vidtv_mux_pid_ctx_init() argument
78 struct vidtv_psi_table_pat_program *p = m->si.pat->program; in vidtv_mux_pid_ctx_init()
81 hash_init(m->pid_ctx); in vidtv_mux_pid_ctx_init()
[all …]
Dvidtv_channel.c159 *vidtv_channel_eit_event_cat_into_new(struct vidtv_mux *m) in vidtv_channel_eit_event_cat_into_new() argument
162 const struct vidtv_channel *cur_chnl = m->channels; in vidtv_channel_eit_event_cat_into_new()
176 dev_warn_ratelimited(m->dev, in vidtv_channel_eit_event_cat_into_new()
204 *vidtv_channel_sdt_serv_cat_into_new(struct vidtv_mux *m) in vidtv_channel_sdt_serv_cat_into_new() argument
207 const struct vidtv_channel *cur_chnl = m->channels; in vidtv_channel_sdt_serv_cat_into_new()
223 dev_warn_ratelimited(m->dev, in vidtv_channel_sdt_serv_cat_into_new()
260 vidtv_channel_pat_prog_cat_into_new(struct vidtv_mux *m) in vidtv_channel_pat_prog_cat_into_new() argument
263 const struct vidtv_channel *cur_chnl = m->channels; in vidtv_channel_pat_prog_cat_into_new()
277 dev_warn_ratelimited(m->dev, in vidtv_channel_pat_prog_cat_into_new()
416 int vidtv_channel_si_init(struct vidtv_mux *m) in vidtv_channel_si_init() argument
[all …]
/drivers/md/
Ddm-mpath.c59 struct multipath *m; /* Owning multipath instance */ member
131 static bool mpath_double_check_test_bit(int MPATHF_bit, struct multipath *m) in mpath_double_check_test_bit() argument
133 bool r = test_bit(MPATHF_bit, &m->flags); in mpath_double_check_test_bit()
137 spin_lock_irqsave(&m->lock, flags); in mpath_double_check_test_bit()
138 r = test_bit(MPATHF_bit, &m->flags); in mpath_double_check_test_bit()
139 spin_unlock_irqrestore(&m->lock, flags); in mpath_double_check_test_bit()
205 struct multipath *m; in alloc_multipath() local
207 m = kzalloc(sizeof(*m), GFP_KERNEL); in alloc_multipath()
208 if (m) { in alloc_multipath()
209 INIT_LIST_HEAD(&m->priority_groups); in alloc_multipath()
[all …]
Ddm-raid1.c147 struct mirror *m; member
168 static void bio_set_m(struct bio *bio, struct mirror *m) in bio_set_m() argument
170 bio->bi_next = (struct bio *) m; in bio_set_m()
178 static void set_default_mirror(struct mirror *m) in set_default_mirror() argument
180 struct mirror_set *ms = m->ms; in set_default_mirror()
183 atomic_set(&ms->default_mirror, m - m0); in set_default_mirror()
188 struct mirror *m; in get_valid_mirror() local
190 for (m = ms->mirror; m < ms->mirror + ms->nr_mirrors; m++) in get_valid_mirror()
191 if (!atomic_read(&m->error_count)) in get_valid_mirror()
192 return m; in get_valid_mirror()
[all …]
/drivers/gpu/drm/i915/gt/
Ddebugfs_gt_pm.c21 static int fw_domains_show(struct seq_file *m, void *data) in fw_domains_show() argument
23 struct intel_gt *gt = m->private; in fw_domains_show()
28 seq_printf(m, "user.bypass_count = %u\n", in fw_domains_show()
32 seq_printf(m, "%s.wake_count = %u\n", in fw_domains_show()
40 static void print_rc6_res(struct seq_file *m, in print_rc6_res() argument
44 struct intel_gt *gt = m->private; in print_rc6_res()
48 seq_printf(m, "%s %u (%llu us)\n", title, in print_rc6_res()
53 static int vlv_drpc(struct seq_file *m) in vlv_drpc() argument
55 struct intel_gt *gt = m->private; in vlv_drpc()
62 seq_printf(m, "RC6 Enabled: %s\n", in vlv_drpc()
[all …]
/drivers/mfd/
Dmcp-sa11x0.c35 #define MCCR0(m) ((m)->base0 + 0x00) argument
36 #define MCDR0(m) ((m)->base0 + 0x08) argument
37 #define MCDR1(m) ((m)->base0 + 0x0c) argument
38 #define MCDR2(m) ((m)->base0 + 0x10) argument
39 #define MCSR(m) ((m)->base0 + 0x18) argument
40 #define MCCR1(m) ((m)->base1 + 0x00) argument
47 struct mcp_sa11x0 *m = priv(mcp); in mcp_sa11x0_set_telecom_divisor() local
51 m->mccr0 &= ~0x00007f00; in mcp_sa11x0_set_telecom_divisor()
52 m->mccr0 |= divisor << 8; in mcp_sa11x0_set_telecom_divisor()
53 writel_relaxed(m->mccr0, MCCR0(m)); in mcp_sa11x0_set_telecom_divisor()
[all …]
/drivers/gpu/drm/amd/amdkfd/
Dkfd_mqd_manager_v9.c48 struct v9_mqd *m; in update_cu_mask() local
57 m = get_mqd(mqd); in update_cu_mask()
58 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
61 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
62 m->compute_static_thread_mgmt_se4 = se_mask[4]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se5 = se_mask[5]; in update_cu_mask()
64 m->compute_static_thread_mgmt_se6 = se_mask[6]; in update_cu_mask()
65 m->compute_static_thread_mgmt_se7 = se_mask[7]; in update_cu_mask()
[all …]
Dkfd_mqd_manager_vi.c50 struct vi_mqd *m; in update_cu_mask() local
59 m = get_mqd(mqd); in update_cu_mask()
60 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
61 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
62 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
66 m->compute_static_thread_mgmt_se0, in update_cu_mask()
67 m->compute_static_thread_mgmt_se1, in update_cu_mask()
68 m->compute_static_thread_mgmt_se2, in update_cu_mask()
69 m->compute_static_thread_mgmt_se3); in update_cu_mask()
[all …]
Dkfd_mqd_manager_v10.c47 struct v10_compute_mqd *m; in update_cu_mask() local
56 m = get_mqd(mqd); in update_cu_mask()
57 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
58 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se0, in update_cu_mask()
64 m->compute_static_thread_mgmt_se1, in update_cu_mask()
65 m->compute_static_thread_mgmt_se2, in update_cu_mask()
66 m->compute_static_thread_mgmt_se3); in update_cu_mask()
[all …]
Dkfd_mqd_manager_cik.c47 struct cik_mqd *m; in update_cu_mask() local
56 m = get_mqd(mqd); in update_cu_mask()
57 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
58 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se0, in update_cu_mask()
64 m->compute_static_thread_mgmt_se1, in update_cu_mask()
65 m->compute_static_thread_mgmt_se2, in update_cu_mask()
66 m->compute_static_thread_mgmt_se3); in update_cu_mask()
[all …]
/drivers/gpu/drm/i915/
Di915_debugfs.c57 static int i915_capabilities(struct seq_file *m, void *data) in i915_capabilities() argument
59 struct drm_i915_private *i915 = node_to_i915(m->private); in i915_capabilities()
60 struct drm_printer p = drm_seq_file_printer(m); in i915_capabilities()
62 seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(i915)); in i915_capabilities()
127 i915_debugfs_describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj) in i915_debugfs_describe_obj() argument
134 seq_printf(m, "%pK: %c%c%c %8zdKiB %02x %02x %s%s%s", in i915_debugfs_describe_obj()
146 seq_printf(m, " (name: %d)", obj->base.name); in i915_debugfs_describe_obj()
158 seq_printf(m, " (%sgtt offset: %08llx, size: %08llx, pages: %s", in i915_debugfs_describe_obj()
165 seq_puts(m, ", normal"); in i915_debugfs_describe_obj()
169 seq_printf(m, ", partial [%08llx+%x]", in i915_debugfs_describe_obj()
[all …]
/drivers/block/drbd/
Ddrbd_debugfs.c25 static void seq_print_age_or_dash(struct seq_file *m, bool valid, unsigned long dt) in seq_print_age_or_dash() argument
28 seq_printf(m, "\t%d", jiffies_to_msecs(dt)); in seq_print_age_or_dash()
30 seq_printf(m, "\t-"); in seq_print_age_or_dash()
33 static void __seq_print_rq_state_bit(struct seq_file *m, in __seq_print_rq_state_bit() argument
37 seq_putc(m, *sep); in __seq_print_rq_state_bit()
38 seq_puts(m, set_name); in __seq_print_rq_state_bit()
41 seq_putc(m, *sep); in __seq_print_rq_state_bit()
42 seq_puts(m, unset_name); in __seq_print_rq_state_bit()
47 static void seq_print_rq_state_bit(struct seq_file *m, in seq_print_rq_state_bit() argument
50 __seq_print_rq_state_bit(m, is_set, sep, set_name, NULL); in seq_print_rq_state_bit()
[all …]
/drivers/net/wireless/intersil/hostap/
Dhostap_proc.c15 static int prism2_debug_proc_show(struct seq_file *m, void *v) in prism2_debug_proc_show() argument
17 local_info_t *local = m->private; in prism2_debug_proc_show()
20 seq_printf(m, "next_txfid=%d next_alloc=%d\n", in prism2_debug_proc_show()
23 seq_printf(m, "FID: tx=%04X intransmit=%04X\n", in prism2_debug_proc_show()
25 seq_printf(m, "FW TX rate control: %d\n", local->fw_tx_rate_control); in prism2_debug_proc_show()
26 seq_printf(m, "beacon_int=%d\n", local->beacon_int); in prism2_debug_proc_show()
27 seq_printf(m, "dtim_period=%d\n", local->dtim_period); in prism2_debug_proc_show()
28 seq_printf(m, "wds_max_connections=%d\n", local->wds_max_connections); in prism2_debug_proc_show()
29 seq_printf(m, "dev_enabled=%d\n", local->dev_enabled); in prism2_debug_proc_show()
30 seq_printf(m, "sw_tick_stuck=%d\n", local->sw_tick_stuck); in prism2_debug_proc_show()
[all …]
/drivers/media/platform/ti-vpe/
Dcal_regs.h43 #define CAL_HL_IRQSTATUS_RAW(m) (0x20U + (m) * 0x10U) argument
44 #define CAL_HL_IRQSTATUS(m) (0x24U + (m) * 0x10U) argument
45 #define CAL_HL_IRQENABLE_SET(m) (0x28U + (m) * 0x10U) argument
46 #define CAL_HL_IRQENABLE_CLR(m) (0x2cU + (m) * 0x10U) argument
47 #define CAL_PIX_PROC(m) (0xc0U + (m) * 0x4U) argument
63 #define CAL_WR_DMA_CTRL(m) (0x200U + (m) * 0x10U) argument
64 #define CAL_WR_DMA_ADDR(m) (0x204U + (m) * 0x10U) argument
65 #define CAL_WR_DMA_OFST(m) (0x208U + (m) * 0x10U) argument
66 #define CAL_WR_DMA_XSIZE(m) (0x20cU + (m) * 0x10U) argument
67 #define CAL_CSI2_PPI_CTRL(m) (0x300U + (m) * 0x80U) argument
[all …]
/drivers/gpu/drm/i915/display/
Dintel_display_debugfs.c27 static int i915_frontbuffer_tracking(struct seq_file *m, void *unused) in i915_frontbuffer_tracking() argument
29 struct drm_i915_private *dev_priv = node_to_i915(m->private); in i915_frontbuffer_tracking()
31 seq_printf(m, "FB tracking busy bits: 0x%08x\n", in i915_frontbuffer_tracking()
34 seq_printf(m, "FB tracking flip bits: 0x%08x\n", in i915_frontbuffer_tracking()
40 static int i915_fbc_status(struct seq_file *m, void *unused) in i915_fbc_status() argument
42 struct drm_i915_private *dev_priv = node_to_i915(m->private); in i915_fbc_status()
53 seq_puts(m, "FBC enabled\n"); in i915_fbc_status()
55 seq_printf(m, "FBC disabled: %s\n", fbc->no_fbc_reason); in i915_fbc_status()
72 seq_printf(m, "Compressing: %s\n", yesno(mask)); in i915_fbc_status()
117 static int i915_ips_status(struct seq_file *m, void *unused) in i915_ips_status() argument
[all …]
/drivers/s390/block/
Ddasd_proc.c36 dasd_devices_show(struct seq_file *m, void *v) in dasd_devices_show() argument
52 seq_printf(m, "%s", dev_name(&device->cdev->dev)); in dasd_devices_show()
55 seq_printf(m, "(%s)", device->discipline->name); in dasd_devices_show()
57 seq_printf(m, "(none)"); in dasd_devices_show()
60 seq_printf(m, " at (%3d:%6d)", in dasd_devices_show()
64 seq_printf(m, " at (???:??????)"); in dasd_devices_show()
67 seq_printf(m, " is %-8s", block->gdp->disk_name); in dasd_devices_show()
69 seq_printf(m, " is ????????"); in dasd_devices_show()
72 seq_printf(m, "%4s: ", substr); in dasd_devices_show()
76 seq_printf(m, "new"); in dasd_devices_show()
[all …]
/drivers/scsi/aic7xxx/
Daic79xx_proc.c46 struct seq_file *m,
49 static void ahd_dump_device_state(struct seq_file *m,
93 ahd_format_transinfo(struct seq_file *m, struct ahd_transinfo *tinfo) in ahd_format_transinfo() argument
100 seq_puts(m, "Renegotiation Pending\n"); in ahd_format_transinfo()
112 seq_printf(m, "%d.%03dMB/s transfers", mb, speed % 1000); in ahd_format_transinfo()
114 seq_printf(m, "%dKB/s transfers", speed); in ahd_format_transinfo()
120 seq_printf(m, " (%d.%03dMHz", freq / 1000, freq % 1000); in ahd_format_transinfo()
122 seq_puts(m, " RDSTRM"); in ahd_format_transinfo()
126 seq_puts(m, printed_options ? "|DT" : " DT"); in ahd_format_transinfo()
130 seq_puts(m, printed_options ? "|IU" : " IU"); in ahd_format_transinfo()
[all …]
Daic7xxx_proc.c47 struct seq_file *m,
50 static void ahc_dump_device_state(struct seq_file *m,
94 ahc_format_transinfo(struct seq_file *m, struct ahc_transinfo *tinfo) in ahc_format_transinfo() argument
109 seq_printf(m, "%d.%03dMB/s transfers", mb, speed % 1000); in ahc_format_transinfo()
111 seq_printf(m, "%dKB/s transfers", speed); in ahc_format_transinfo()
114 seq_printf(m, " (%d.%03dMHz%s, offset %d", in ahc_format_transinfo()
122 seq_puts(m, ", "); in ahc_format_transinfo()
124 seq_puts(m, " ("); in ahc_format_transinfo()
126 seq_printf(m, "%dbit)", 8 * (0x01 << tinfo->width)); in ahc_format_transinfo()
128 seq_putc(m, ')'); in ahc_format_transinfo()
[all …]
/drivers/edac/
Dmce_amd.c13 static void (*decode_dram_ecc)(int node_id, struct mce *m);
573 static void decode_mc0_mce(struct mce *m) in decode_mc0_mce() argument
575 u16 ec = EC(m->status); in decode_mc0_mce()
576 u8 xec = XEC(m->status, xec_mask); in decode_mc0_mce()
683 static void decode_mc1_mce(struct mce *m) in decode_mc1_mce() argument
685 u16 ec = EC(m->status); in decode_mc1_mce()
686 u8 xec = XEC(m->status, xec_mask); in decode_mc1_mce()
694 bool k8 = (boot_cpu_data.x86 == 0xf && (m->status & BIT_64(58))); in decode_mc1_mce()
829 static void decode_mc2_mce(struct mce *m) in decode_mc2_mce() argument
831 u16 ec = EC(m->status); in decode_mc2_mce()
[all …]
/drivers/video/fbdev/matrox/
Dmatroxfb_maven.c253 unsigned int m; in matroxfb_PLL_mavenclock() local
256 for (m = pll->in_div_min; m <= pll->in_div_max; m++) { in matroxfb_PLL_mavenclock()
261 n = (fwant * m) / fxtal; in matroxfb_PLL_mavenclock()
268 dvd = m << p; in matroxfb_PLL_mavenclock()
279 dprintk(KERN_DEBUG "Match: %u / %u / %u / %u\n", n, m, p, ln); in matroxfb_PLL_mavenclock()
284 *in = m; in matroxfb_PLL_mavenclock()
523 #define LR(x) maven_set_reg(c, (x), m->regs[(x)])
524 #define LRP(x) maven_set_reg_pair(c, (x), m->regs[(x)] | (m->regs[(x)+1] << 8))
525 static void maven_init_TV(struct i2c_client* c, const struct mavenregs* m) { in maven_init_TV() argument
561 if (m->mode == MATROXFB_OUTPUT_MODE_PAL) { in maven_init_TV()
[all …]
/drivers/iommu/intel/
Ddebugfs.c110 static int iommu_regset_show(struct seq_file *m, void *unused) in iommu_regset_show() argument
121 seq_puts(m, "IOMMU: Invalid base address\n"); in iommu_regset_show()
126 seq_printf(m, "IOMMU: %s Register Base Address: %llx\n", in iommu_regset_show()
128 seq_puts(m, "Name\t\t\tOffset\t\tContents\n"); in iommu_regset_show()
136 seq_printf(m, "%-16s\t0x%02x\t\t0x%016llx\n", in iommu_regset_show()
142 seq_printf(m, "%-16s\t0x%02x\t\t0x%016llx\n", in iommu_regset_show()
147 seq_putc(m, '\n'); in iommu_regset_show()
156 static inline void print_tbl_walk(struct seq_file *m) in print_tbl_walk() argument
158 struct tbl_walk *tbl_wlk = m->private; in print_tbl_walk()
160 seq_printf(m, "%02x:%02x.%x\t0x%016llx:0x%016llx\t0x%016llx:0x%016llx\t", in print_tbl_walk()
[all …]
/drivers/input/mouse/
Dsynaptics.h33 #define SYN_MODEL_ROT180(m) ((m) & BIT(23)) argument
34 #define SYN_MODEL_PORTRAIT(m) ((m) & BIT(22)) argument
35 #define SYN_MODEL_SENSOR(m) (((m) & GENMASK(21, 16)) >> 16) argument
36 #define SYN_MODEL_HARDWARE(m) (((m) & GENMASK(15, 9)) >> 9) argument
37 #define SYN_MODEL_NEWABS(m) ((m) & BIT(7)) argument
38 #define SYN_MODEL_PEN(m) ((m) & BIT(6)) argument
39 #define SYN_MODEL_SIMPLIC(m) ((m) & BIT(5)) argument
40 #define SYN_MODEL_GEOMETRY(m) ((m) & GENMASK(3, 0)) argument
55 #define SYN_MEXT_CAP_BIT(m) ((m) & BIT(1)) argument
118 #define SYN_MODE_ABSOLUTE(m) ((m) & BIT(7)) argument
[all …]
/drivers/hwmon/pmbus/
Dlm25066.c48 short m, b, R; member
57 .m = 16296,
62 .m = 13797,
67 .m = 6726,
72 .m = 5501,
77 .m = 26882,
82 .m = 1580,
89 .m = 22070,
94 .m = 22070,
99 .m = 13661,
[all …]
/drivers/net/wireless/realtek/rtw88/
Ddebug.c18 int (*cb_read)(struct seq_file *m, void *v);
40 static int rtw_debugfs_single_show(struct seq_file *m, void *v) in rtw_debugfs_single_show() argument
42 struct rtw_debugfs_priv *debugfs_priv = m->private; in rtw_debugfs_single_show()
44 return debugfs_priv->cb_read(m, v); in rtw_debugfs_single_show()
100 static int rtw_debugfs_get_read_reg(struct seq_file *m, void *v) in rtw_debugfs_get_read_reg() argument
102 struct rtw_debugfs_priv *debugfs_priv = m->private; in rtw_debugfs_get_read_reg()
111 seq_printf(m, "reg 0x%03x: 0x%02x\n", addr, val); in rtw_debugfs_get_read_reg()
115 seq_printf(m, "reg 0x%03x: 0x%04x\n", addr, val); in rtw_debugfs_get_read_reg()
119 seq_printf(m, "reg 0x%03x: 0x%08x\n", addr, val); in rtw_debugfs_get_read_reg()
125 static int rtw_debugfs_get_rf_read(struct seq_file *m, void *v) in rtw_debugfs_get_rf_read() argument
[all …]
/drivers/misc/mei/
Ddebugfs.c19 static int mei_dbgfs_meclients_show(struct seq_file *m, void *unused) in mei_dbgfs_meclients_show() argument
21 struct mei_device *dev = m->private; in mei_dbgfs_meclients_show()
30 seq_puts(m, " |id|fix| UUID |con|msg len|sb|refc|vt|\n"); in mei_dbgfs_meclients_show()
40 seq_printf(m, "%2d|%2d|%3d|%pUl|%3d|%7d|%2d|%4d|%2d|\n", in mei_dbgfs_meclients_show()
58 static int mei_dbgfs_active_show(struct seq_file *m, void *unused) in mei_dbgfs_active_show() argument
60 struct mei_device *dev = m->private; in mei_dbgfs_active_show()
69 seq_puts(m, " |me|host|state|rd|wr|wrq\n"); in mei_dbgfs_active_show()
77 seq_printf(m, "%3d|%2d|%4d|%5d|%2d|%2d|%3u\n", in mei_dbgfs_active_show()
89 static int mei_dbgfs_devstate_show(struct seq_file *m, void *unused) in mei_dbgfs_devstate_show() argument
91 struct mei_device *dev = m->private; in mei_dbgfs_devstate_show()
[all …]

12345678910>>...55