Home
last modified time | relevance | path

Searched refs:max_div (Results 1 – 25 of 25) sorted by relevance

/drivers/clk/ti/
Ddivider.c339 int ti_clk_parse_divider_data(int *div_table, int num_dividers, int max_div, in ti_clk_parse_divider_data() argument
349 divider->max = max_div; in ti_clk_parse_divider_data()
377 if (div_table[i] > max_div) in ti_clk_parse_divider_data()
378 max_div = div_table[i]; in ti_clk_parse_divider_data()
384 divider->max = max_div; in ti_clk_parse_divider_data()
446 u32 max_div = 0; in _populate_divider_min_max() local
455 if (of_property_read_u32(node, "ti,max-div", &max_div)) { in _populate_divider_min_max()
463 if (val > max_div) in _populate_divider_min_max()
464 max_div = val; in _populate_divider_min_max()
471 divider->max = max_div; in _populate_divider_min_max()
Dclock.h125 u16 max_div; member
171 int max_div; member
225 int ti_clk_parse_divider_data(int *div_table, int num_dividers, int max_div,
Dclk-7xx-compat.c259 .max_div = 4,
276 .max_div = 4,
474 .max_div = 4,
491 .max_div = 4,
519 .max_div = 4,
Dclk-54xx.c44 .max_div = 2,
368 .max_div = 2,
395 .max_div = 2,
411 .max_div = 2,
Dclk-7xx.c338 .max_div = 4,
355 .max_div = 4,
546 .max_div = 4,
563 .max_div = 4,
656 .max_div = 4,
Dclk-33xx-compat.c128 .max_div = 64,
138 .max_div = 64,
Dclk-44xx.c50 .max_div = 2,
279 .max_div = 4,
365 .max_div = 4,
670 .max_div = 64,
Dclk-33xx.c170 .max_div = 64,
180 .max_div = 64,
Dclkctrl.c418 div_data->max_div, div_flags, in _ti_clkctrl_setup_div()
/drivers/clk/qcom/
Dclk-regmap-mux-div.c92 unsigned int i, div, max_div; in mux_div_determine_rate() local
100 max_div = BIT(md->hid_width) - 1; in mux_div_determine_rate()
101 for (div = 1; div < max_div; div++) { in mux_div_determine_rate()
129 u32 div, max_div, best_src = 0, best_div = 0; in __mux_div_set_rate_and_parent() local
137 max_div = BIT(md->hid_width) - 1; in __mux_div_set_rate_and_parent()
138 for (div = 1; div < max_div; div++) { in __mux_div_set_rate_and_parent()
/drivers/clk/hisilicon/
Dclkdivider-hi6220.c108 u32 max_div, min_div; in hi6220_register_clkdiv() local
117 max_div = div_mask(width) + 1; in hi6220_register_clkdiv()
120 table = kcalloc(max_div + 1, sizeof(*table), GFP_KERNEL); in hi6220_register_clkdiv()
126 for (i = 0; i < max_div; i++) { in hi6220_register_clkdiv()
/drivers/clk/zynqmp/
Ddivider.c45 u16 max_div; member
150 width = fls(divider->max_div); in zynqmp_clk_divider_round_rate()
278 div->max_div = zynqmp_clk_get_max_divisor(clk_id, nodes->type); in zynqmp_clk_register_divider()
/drivers/net/wireless/intel/iwlegacy/
D3945-debug.c400 struct iwl39_stats_div *div, *accum_div, *delta_div, *max_div; in il3945_ucode_general_stats_read() local
427 max_div = &il->_3945.max_delta.general.div; in il3945_ucode_general_stats_read()
468 delta_div->tx_on_a, max_div->tx_on_a); in il3945_ucode_general_stats_read()
473 delta_div->tx_on_b, max_div->tx_on_b); in il3945_ucode_general_stats_read()
478 delta_div->exec_time, max_div->exec_time); in il3945_ucode_general_stats_read()
483 delta_div->probe_time, max_div->probe_time); in il3945_ucode_general_stats_read()
D4965-debug.c630 struct stats_div *div, *accum_div, *delta_div, *max_div; in il4965_ucode_general_stats_read() local
656 max_div = &il->_4965.max_delta.general.common.div; in il4965_ucode_general_stats_read()
700 delta_div->tx_on_a, max_div->tx_on_a); in il4965_ucode_general_stats_read()
704 delta_div->tx_on_b, max_div->tx_on_b); in il4965_ucode_general_stats_read()
708 delta_div->exec_time, max_div->exec_time); in il4965_ucode_general_stats_read()
712 delta_div->probe_time, max_div->probe_time); in il4965_ucode_general_stats_read()
/drivers/mfd/
Dsm501.c406 int max_div, in sm501_calc_clock() argument
418 for (divider = 1; divider <= max_div; divider += 2) { in sm501_calc_clock()
450 int max_div) in sm501_calc_pll() argument
465 if (sm501_calc_clock(freq, clock, max_div, in sm501_calc_pll()
488 int max_div) in sm501_select_clock() argument
495 sm501_calc_clock(freq, clock, max_div, mclk, &best_diff); in sm501_select_clock()
/drivers/spi/
Dspi-rspi.c247 u16 max_div; member
1188 .max_div = 4096,
1198 .max_div = 4096,
1210 .max_div = 4080,
1326 ctlr->min_speed_hz = DIV_ROUND_UP(clksrc, ops->max_div); in rspi_probe()
Dspi-au1550.c874 int max_div = (2 << 3) * (2 * (63 + 1)); in au1550_spi_probe() local
877 hw->pdata->mainclk_hz / (max_div + 1) + 1; in au1550_spi_probe()
Dspi-stm32.c441 u32 min_div, u32 max_div) in stm32_spi_prepare_mbr() argument
455 if ((div < min_div) || (div > max_div)) in stm32_spi_prepare_mbr()
/drivers/gpu/drm/pl111/
Dpl111_display.c453 int max_div = (1 << (TIM2_PCD_LO_BITS + TIM2_PCD_HI_BITS)) - 1; in pl111_clk_div_choose_div() local
455 for (div = 1; div < max_div; div++) { in pl111_clk_div_choose_div()
/drivers/staging/rts5208/
Drtsx_card.c626 u8 mcu_cnt, div, max_div, ssc_depth, ssc_depth_mask; in switch_ssc_clock() local
634 max_div = CLK_DIV_4; in switch_ssc_clock()
647 while ((n < min_n) && (div < max_div)) { in switch_ssc_clock()
/drivers/gpu/drm/mcde/
Dmcde_display.c855 const int max_div = DIV_ROUND_UP(MCDE_MAX_WIDTH, fifo_size); in mcde_dsi_get_pkt_div() local
857 for (div = 1; div < max_div; div++) in mcde_dsi_get_pkt_div()
/drivers/mmc/host/
Dalcor.c39 unsigned int max_div; member
669 if (cfg->min_div > tmp_div || tmp_div > cfg->max_div) in alcor_set_clock()
/drivers/net/wireless/intel/iwlwifi/dvm/
Ddebugfs.c1312 struct statistics_div *div, *accum_div, *delta_div, *max_div; in iwl_dbgfs_ucode_general_stats_read() local
1339 max_div = &priv->max_delta_stats.common.div; in iwl_dbgfs_ucode_general_stats_read()
1387 delta_div->tx_on_a, max_div->tx_on_a); in iwl_dbgfs_ucode_general_stats_read()
1391 delta_div->tx_on_b, max_div->tx_on_b); in iwl_dbgfs_ucode_general_stats_read()
1395 delta_div->exec_time, max_div->exec_time); in iwl_dbgfs_ucode_general_stats_read()
1399 delta_div->probe_time, max_div->probe_time); in iwl_dbgfs_ucode_general_stats_read()
/drivers/clk/bcm/
Dclk-bcm2835.c862 u32 cm, div, max_div = 1 << A2W_PLL_DIV_BITS; in bcm2835_pll_divider_set_rate() local
866 div = min(div, max_div); in bcm2835_pll_divider_set_rate()
867 if (div == max_div) in bcm2835_pll_divider_set_rate()
/drivers/media/platform/omap3isp/
Dispccdc.c810 unsigned int max_div = isp->revision == ISP_REVISION_15_0 ? 64 : 8; in ccdc_config_vp() local
858 div = clamp(div, 2U, max_div); in ccdc_config_vp()