Home
last modified time | relevance | path

Searched refs:mmCNVC_CFG5_FORMAT_CONTROL (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_0_offset.h15492 #define mmCNVC_CFG5_FORMAT_CONTROL macro
Ddcn_3_0_0_offset.h7310 #define mmCNVC_CFG5_FORMAT_CONTROL macro