Home
last modified time | relevance | path

Searched refs:mmDP5_DP_DPHY_SYM1_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h9934 #define mmDP5_DP_DPHY_SYM1_BASE_IDX … macro
Ddcn_2_0_0_offset.h12621 #define mmDP5_DP_DPHY_SYM1_BASE_IDX … macro
Ddcn_3_0_0_offset.h12419 #define mmDP5_DP_DPHY_SYM1_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h11651 #define mmDP5_DP_DPHY_SYM1_BASE_IDX … macro