Home
last modified time | relevance | path

Searched refs:mmDSCC1_DSCC_PPS_CONFIG10 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h11666 #define mmDSCC1_DSCC_PPS_CONFIG10 … macro
Ddcn_2_0_0_offset.h13796 #define mmDSCC1_DSCC_PPS_CONFIG10 … macro
Ddcn_3_0_0_offset.h12899 #define mmDSCC1_DSCC_PPS_CONFIG10 … macro