Home
last modified time | relevance | path

Searched refs:mmDSCC5_DSCC_PPS_CONFIG0 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h12172 #define mmDSCC5_DSCC_PPS_CONFIG0 … macro
Ddcn_2_0_0_offset.h14304 #define mmDSCC5_DSCC_PPS_CONFIG0 … macro
Ddcn_3_0_0_offset.h13398 #define mmDSCC5_DSCC_PPS_CONFIG0 … macro