Home
last modified time | relevance | path

Searched refs:mmDSCL5_OBUF_CONTROL_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_0_offset.h15599 #define mmDSCL5_OBUF_CONTROL_BASE_IDX macro
Ddcn_3_0_0_offset.h7451 #define mmDSCL5_OBUF_CONTROL_BASE_IDX macro