Home
last modified time | relevance | path

Searched refs:mmGENFC_WT_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h89 #define mmGENFC_WT_BASE_IDX … macro
Ddcn_2_1_0_offset.h41 #define mmGENFC_WT_BASE_IDX … macro
Ddcn_2_0_0_offset.h75 #define mmGENFC_WT_BASE_IDX … macro
Ddcn_3_0_0_offset.h56 #define mmGENFC_WT_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h597 #define mmGENFC_WT_BASE_IDX … macro