Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_32_0 (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1423 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset); in dce_v6_0_audio_set_acr()
1425 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1492 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset); in dce_v10_0_afmt_update_ACR()
1494 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1534 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset); in dce_v11_0_afmt_update_ACR()
1536 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp); in dce_v11_0_afmt_update_ACR()
Ddce_v8_0.c1455 WREG32(mmHDMI_ACR_32_0 + offset, (acr.cts_32khz << HDMI_ACR_32_0__HDMI_ACR_CTS_32__SHIFT)); in dce_v8_0_afmt_update_ACR()
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h3850 #define mmHDMI_ACR_32_0 0x1C37 macro
Ddce_8_0_d.h3183 #define mmHDMI_ACR_32_0 0x1c37 macro
Ddce_10_0_d.h3962 #define mmHDMI_ACR_32_0 0x4a2e macro
Ddce_11_0_d.h3827 #define mmHDMI_ACR_32_0 0x4a2e macro
Ddce_11_2_d.h5058 #define mmHDMI_ACR_32_0 0x4a2e macro