Home
last modified time | relevance | path

Searched refs:mmMC_VM_AGP_BASE (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_d.h244 #define mmMC_VM_AGP_BASE 0x80c macro
Dgmc_8_2_d.h281 #define mmMC_VM_AGP_BASE 0x80c macro
Dgmc_6_0_d.h1020 #define mmMC_VM_AGP_BASE 0x080C macro
Dgmc_7_1_d.h275 #define mmMC_VM_AGP_BASE 0x80c macro
Dgmc_8_1_d.h284 #define mmMC_VM_AGP_BASE 0x80c macro
/drivers/gpu/drm/amd/amdgpu/
Dgfxhub_v1_0.c74 WREG32_SOC15_RLC(GC, 0, mmMC_VM_AGP_BASE, 0); in gfxhub_v1_0_init_system_aperture_regs()
Dmmhub_v1_0.c91 WREG32_SOC15(MMHUB, 0, mmMC_VM_AGP_BASE, 0); in mmhub_v1_0_init_system_aperture_regs()
Dgmc_v6_0.c262 WREG32(mmMC_VM_AGP_BASE, 0); in gmc_v6_0_mc_program()
Dgmc_v7_0.c296 WREG32(mmMC_VM_AGP_BASE, 0); in gmc_v7_0_mc_program()
Dgmc_v8_0.c498 WREG32(mmMC_VM_AGP_BASE, 0); in gmc_v8_0_mc_program()
/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_1_0_offset.h1940 #define mmMC_VM_AGP_BASE … macro
Dmmhub_9_1_offset.h1972 #define mmMC_VM_AGP_BASE … macro
Dmmhub_9_3_0_offset.h1964 #define mmMC_VM_AGP_BASE … macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h1692 #define mmMC_VM_AGP_BASE … macro
Dgc_9_2_1_offset.h1653 #define mmMC_VM_AGP_BASE … macro
Dgc_9_1_offset.h1711 #define mmMC_VM_AGP_BASE … macro