Home
last modified time | relevance | path

Searched refs:mmMPCC5_MPCC_STATUS (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h5796 #define mmMPCC5_MPCC_STATUS … macro
Ddcn_2_0_0_offset.h6734 #define mmMPCC5_MPCC_STATUS … macro
Ddcn_3_0_0_offset.h13938 #define mmMPCC5_MPCC_STATUS … macro