Home
last modified time | relevance | path

Searched refs:mxl111sf_write_reg (Results 1 – 5 of 5) sorted by relevance

/drivers/media/usb/dvb-usb-v2/
Dmxl111sf-phy.c47 ret = mxl111sf_write_reg(state, 0xff, 0x00); /* AIC */ in mxl1x1sf_soft_reset()
50 ret = mxl111sf_write_reg(state, 0x02, 0x01); /* get out of reset */ in mxl1x1sf_soft_reset()
64 ret = mxl111sf_write_reg(state, 0x03, in mxl1x1sf_set_device_mode()
88 return mxl111sf_write_reg(state, 0x01, onoff ? 0x01 : 0x00); in mxl1x1sf_top_master_ctrl()
120 ret = mxl111sf_write_reg(state, V6_PIN_MUX_MODE_REG, V6_ENABLE_PIN_MUX); in mxl111sf_config_mpeg_in()
131 ret = mxl111sf_write_reg(state, V6_MPEG_IN_CLK_INV_REG, mode); in mxl111sf_config_mpeg_in()
165 ret = mxl111sf_write_reg(state, in mxl111sf_config_mpeg_in()
183 ret = mxl111sf_write_reg(state, V6_MPEG_IN_CTRL_REG, mode); in mxl111sf_config_mpeg_in()
213 ret = mxl111sf_write_reg(state, V6_I2S_NUM_SAMPLES_REG, sample_size); in mxl111sf_init_i2s_port()
245 ret = mxl111sf_write_reg(state, V6_I2S_STREAM_START_BIT_REG, tmp); in mxl111sf_config_i2s()
[all …]
Dmxl111sf-i2c.c38 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
43 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
48 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
56 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
63 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
73 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_sendbyte()
95 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_recvbyte()
101 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_recvbyte()
114 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_bitbang_recvbyte()
130 ret = mxl111sf_write_reg(state, SW_I2C_ADDR, in mxl111sf_i2c_start()
[all …]
Dmxl111sf-gpio.c35 ret = mxl111sf_write_reg(state, 0x19, tmp); in mxl111sf_set_gpo_state()
46 ret = mxl111sf_write_reg(state, 0x30, tmp); in mxl111sf_set_gpo_state()
122 ret = mxl111sf_write_reg(state, MXL_GPIO_MUX_REG_0, tmp); in mxl111sf_config_gpio_pins()
135 ret = mxl111sf_write_reg(state, MXL_GPIO_MUX_REG_1, tmp); in mxl111sf_config_gpio_pins()
147 ret = mxl111sf_write_reg(state, MXL_GPIO_MUX_REG_2, tmp); in mxl111sf_config_gpio_pins()
518 ret = mxl111sf_write_reg(state, 0x17, r17); in mxl111sf_config_pin_mux_modes()
521 ret = mxl111sf_write_reg(state, 0x18, r18); in mxl111sf_config_pin_mux_modes()
524 ret = mxl111sf_write_reg(state, 0x12, r12); in mxl111sf_config_pin_mux_modes()
527 ret = mxl111sf_write_reg(state, 0x15, r15); in mxl111sf_config_pin_mux_modes()
530 ret = mxl111sf_write_reg(state, 0x82, r82); in mxl111sf_config_pin_mux_modes()
[all …]
Dmxl111sf.h105 int mxl111sf_write_reg(struct mxl111sf_state *state, u8 addr, u8 data);
Dmxl111sf.c116 int mxl111sf_write_reg(struct mxl111sf_state *state, u8 addr, u8 data) in mxl111sf_write_reg() function
153 ret = mxl111sf_write_reg(state, addr, val); in mxl111sf_write_reg_mask()
739 .write_reg = mxl111sf_write_reg,
865 .write_reg = mxl111sf_write_reg,