/drivers/gpu/drm/amd/amdkfd/ |
D | kfd_pm4_headers.h | 68 uint32_t page_table_base:28; member 117 uint32_t page_table_base:28; member
|
D | kfd_packet_manager_vi.c | 55 packet->bitfields3.page_table_base = qpd->page_table_base; in pm_map_process_vi()
|
D | kfd_pm4_headers_vi.h | 163 uint32_t page_table_base:28; member
|
D | kfd_device_queue_manager.c | 263 qpd->page_table_base); in allocate_vmid() 760 qpd->page_table_base = pd_base; in restore_process_queues_nocpsch() 767 qpd->page_table_base); in restore_process_queues_nocpsch() 839 qpd->page_table_base = pd_base; in restore_process_queues_cpsch() 883 qpd->page_table_base = pd_base; in register_process()
|
D | kfd_packet_manager_v9.c | 34 uint64_t vm_page_table_base_addr = qpd->page_table_base; in pm_map_process_v9()
|
D | kfd_priv.h | 592 uint64_t page_table_base; member
|
/drivers/gpu/drm/amd/amdgpu/ |
D | gfxhub_v1_0.h | 34 uint64_t page_table_base);
|
D | amdgpu_gfxhub.h | 30 uint64_t page_table_base);
|
D | gfxhub_v1_0.c | 39 uint64_t page_table_base) in gfxhub_v1_0_setup_vm_pt_regs() argument 45 lower_32_bits(page_table_base)); in gfxhub_v1_0_setup_vm_pt_regs() 49 upper_32_bits(page_table_base)); in gfxhub_v1_0_setup_vm_pt_regs()
|
D | amdgpu_mmhub.h | 40 uint64_t page_table_base);
|
D | gfxhub_v2_0.c | 121 uint64_t page_table_base) in gfxhub_v2_0_setup_vm_pt_regs() argument 127 lower_32_bits(page_table_base)); in gfxhub_v2_0_setup_vm_pt_regs() 131 upper_32_bits(page_table_base)); in gfxhub_v2_0_setup_vm_pt_regs()
|
D | gfxhub_v2_1.c | 121 uint64_t page_table_base) in gfxhub_v2_1_setup_vm_pt_regs() argument 127 lower_32_bits(page_table_base)); in gfxhub_v2_1_setup_vm_pt_regs() 131 upper_32_bits(page_table_base)); in gfxhub_v2_1_setup_vm_pt_regs()
|
D | amdgpu_amdkfd_gfx_v9.h | 65 uint32_t vmid, uint64_t page_table_base);
|
D | mmhub_v2_0.c | 163 uint64_t page_table_base) in mmhub_v2_0_setup_vm_pt_regs() argument 169 lower_32_bits(page_table_base)); in mmhub_v2_0_setup_vm_pt_regs() 173 upper_32_bits(page_table_base)); in mmhub_v2_0_setup_vm_pt_regs()
|
D | mmhub_v1_0.c | 55 uint64_t page_table_base) in mmhub_v1_0_setup_vm_pt_regs() argument 61 lower_32_bits(page_table_base)); in mmhub_v1_0_setup_vm_pt_regs() 65 upper_32_bits(page_table_base)); in mmhub_v1_0_setup_vm_pt_regs()
|
D | amdgpu_amdkfd_gfx_v9.c | 692 uint32_t vmid, uint64_t page_table_base) in kgd_gfx_v9_set_vm_context_page_table_base() argument 702 adev->mmhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base); in kgd_gfx_v9_set_vm_context_page_table_base() 704 adev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base); in kgd_gfx_v9_set_vm_context_page_table_base()
|
D | amdgpu_amdkfd_gfx_v8.c | 621 uint64_t page_table_base) in set_vm_context_page_table_base() argument 630 lower_32_bits(page_table_base)); in set_vm_context_page_table_base()
|
D | amdgpu_amdkfd_gfx_v7.c | 660 uint64_t page_table_base) in set_vm_context_page_table_base() argument 669 lower_32_bits(page_table_base)); in set_vm_context_page_table_base()
|
D | amdgpu_amdkfd_gfx_v10.c | 744 uint64_t page_table_base) in set_vm_context_page_table_base() argument 755 adev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base); in set_vm_context_page_table_base()
|
D | amdgpu_amdkfd_gfx_v10_3.c | 654 uint64_t page_table_base) in set_vm_context_page_table_base_v10_3() argument 659 adev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base); in set_vm_context_page_table_base_v10_3()
|
D | mmhub_v9_4.c | 101 uint64_t page_table_base) in mmhub_v9_4_setup_vm_pt_regs() argument 107 page_table_base); in mmhub_v9_4_setup_vm_pt_regs()
|
/drivers/gpu/drm/amd/include/ |
D | kgd_kfd_interface.h | 296 uint32_t vmid, uint64_t page_table_base);
|
/drivers/gpu/drm/amd/display/dc/ |
D | dc_hw_types.h | 126 union large_integer page_table_base; member
|