Home
last modified time | relevance | path

Searched refs:phyreg (Results 1 – 12 of 12) sorted by relevance

/drivers/net/ethernet/stmicro/stmmac/
Dstmmac_mdio.c49 int phyreg, u32 *hw_addr) in stmmac_xgmac2_c45_format() argument
58 *hw_addr = (phyaddr << MII_XGMAC_PA_SHIFT) | (phyreg & 0xffff); in stmmac_xgmac2_c45_format()
59 *hw_addr |= (phyreg >> MII_DEVADDR_C45_SHIFT) << MII_XGMAC_DA_SHIFT; in stmmac_xgmac2_c45_format()
64 int phyreg, u32 *hw_addr) in stmmac_xgmac2_c22_format() argument
78 *hw_addr = (phyaddr << MII_XGMAC_PA_SHIFT) | (phyreg & 0x1f); in stmmac_xgmac2_c22_format()
82 static int stmmac_xgmac2_mdio_read(struct mii_bus *bus, int phyaddr, int phyreg) in stmmac_xgmac2_mdio_read() argument
104 if (phyreg & MII_ADDR_C45) { in stmmac_xgmac2_mdio_read()
105 phyreg &= ~MII_ADDR_C45; in stmmac_xgmac2_mdio_read()
107 ret = stmmac_xgmac2_c45_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_read()
111 ret = stmmac_xgmac2_c22_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_read()
[all …]
Ddwmac-intel.c59 int phyreg, u32 mask, u32 val) in serdes_status_poll() argument
65 val_rd = mdiobus_read(priv->mii, phyaddr, phyreg); in serdes_status_poll()
/drivers/net/ethernet/samsung/sxgbe/
Dsxgbe_mdio.c53 int phyreg, u16 phydata) in sxgbe_mdio_c45() argument
58 reg = ((phyreg >> 16) & 0x1f) << 21; in sxgbe_mdio_c45()
59 reg |= (phyaddr << 16) | (phyreg & 0xffff); in sxgbe_mdio_c45()
66 int phyreg, u16 phydata) in sxgbe_mdio_c22() argument
73 reg = (phyaddr << 16) | (phyreg & 0x1f); in sxgbe_mdio_c22()
80 int phyreg, u16 phydata) in sxgbe_mdio_access() argument
89 if (phyreg & MII_ADDR_C45) { in sxgbe_mdio_access()
90 sxgbe_mdio_c45(sp, cmd, phyaddr, phyreg, phydata); in sxgbe_mdio_access()
96 sxgbe_mdio_c22(sp, cmd, phyaddr, phyreg, phydata); in sxgbe_mdio_access()
109 static int sxgbe_mdio_read(struct mii_bus *bus, int phyaddr, int phyreg) in sxgbe_mdio_read() argument
[all …]
/drivers/staging/rtl8188eu/hal/
Dphy.c57 struct bb_reg_def *phyreg = &adapt->HalData->PHYRegDef[rfpath]; in rf_serial_read() local
67 tmplong2 = phy_query_bb_reg(adapt, phyreg->rfHSSIPara2, in rf_serial_read()
77 phy_set_bb_reg(adapt, phyreg->rfHSSIPara2, bMaskDWord, tmplong2); in rf_serial_read()
88 ret = phy_query_bb_reg(adapt, phyreg->rfLSSIReadBackPi, in rf_serial_read()
91 ret = phy_query_bb_reg(adapt, phyreg->rfLSSIReadBack, in rf_serial_read()
101 struct bb_reg_def *phyreg = &adapt->HalData->PHYRegDef[rfpath]; in rf_serial_write() local
105 phy_set_bb_reg(adapt, phyreg->rf3wireOffset, bMaskDWord, data_and_addr); in rf_serial_write()
/drivers/net/ethernet/nvidia/
Dforcedeth.c3312 u32 phyreg, txreg; in nv_force_linkspeed() local
3322 phyreg = readl(base + NvRegSlotTime); in nv_force_linkspeed()
3323 phyreg &= ~(0x3FF00); in nv_force_linkspeed()
3325 phyreg |= NVREG_SLOTTIME_10_100_FULL; in nv_force_linkspeed()
3327 phyreg |= NVREG_SLOTTIME_10_100_FULL; in nv_force_linkspeed()
3329 phyreg |= NVREG_SLOTTIME_1000_FULL; in nv_force_linkspeed()
3330 writel(phyreg, base + NvRegSlotTime); in nv_force_linkspeed()
3333 phyreg = readl(base + NvRegPhyInterface); in nv_force_linkspeed()
3334 phyreg &= ~(PHY_HALF|PHY_100|PHY_1000); in nv_force_linkspeed()
3336 phyreg |= PHY_HALF; in nv_force_linkspeed()
[all …]
/drivers/net/ethernet/xircom/
Dxirc2ps_cs.c258 static unsigned mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg);
259 static void mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg,
420 mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg) in mii_rd() argument
430 mii_wbits(ioaddr, phyreg, 5); /* PHY register to read */ in mii_rd()
442 mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg, unsigned data, in mii_wr() argument
452 mii_wbits(ioaddr, phyreg, 5); /* PHY Register to write */ in mii_wr()
/drivers/net/ethernet/smsc/
Dsmc91x.c807 static int smc_phy_read(struct net_device *dev, int phyaddr, int phyreg) in smc_phy_read() argument
819 smc_mii_out(dev, 6 << 10 | phyaddr << 5 | phyreg, 14); in smc_phy_read()
828 __func__, phyaddr, phyreg, phydata); in smc_phy_read()
837 static void smc_phy_write(struct net_device *dev, int phyaddr, int phyreg, in smc_phy_write() argument
849 smc_mii_out(dev, 5 << 28 | phyaddr << 23 | phyreg << 18 | 2 << 16 | phydata, 32); in smc_phy_write()
855 __func__, phyaddr, phyreg, phydata); in smc_phy_write()
Dsmc911x.c626 static int smc911x_phy_read(struct net_device *dev, int phyaddr, int phyreg) in smc911x_phy_read() argument
631 SMC_GET_MII(lp, phyreg, phyaddr, phydata); in smc911x_phy_read()
634 __func__, phyaddr, phyreg, phydata); in smc911x_phy_read()
642 static void smc911x_phy_write(struct net_device *dev, int phyaddr, int phyreg, in smc911x_phy_write() argument
648 __func__, phyaddr, phyreg, phydata); in smc911x_phy_write()
650 SMC_SET_MII(lp, phyreg, phyaddr, phydata); in smc911x_phy_write()
/drivers/net/ethernet/nxp/
Dlpc_eth.c670 static int lpc_mdio_read(struct mii_bus *bus, int phy_id, int phyreg) in lpc_mdio_read() argument
676 writel(((phy_id << 8) | phyreg), LPC_ENET_MADR(pldat->net_base)); in lpc_mdio_read()
692 static int lpc_mdio_write(struct mii_bus *bus, int phy_id, int phyreg, in lpc_mdio_write() argument
698 writel(((phy_id << 8) | phyreg), LPC_ENET_MADR(pldat->net_base)); in lpc_mdio_write()
/drivers/net/ethernet/sgi/
Dmeth.c120 static unsigned long mdio_read(struct meth_private *priv, unsigned long phyreg) in mdio_read() argument
124 mace->eth.phy_regs = (priv->phy_addr << 5) | (phyreg & 0x1f); in mdio_read()
/drivers/net/ethernet/dec/tulip/
Dde4x5.c970 static int mii_rd(u_char phyreg, u_char phyaddr, u_long ioaddr);
971 static void mii_wr(int data, u_char phyreg, u_char phyaddr, u_long ioaddr);
4810 mii_rd(u_char phyreg, u_char phyaddr, u_long ioaddr) in mii_rd() argument
4816 mii_address(phyreg, ioaddr); /* PHY Register to read */ in mii_rd()
4823 mii_wr(int data, u_char phyreg, u_char phyaddr, u_long ioaddr) in mii_wr() argument
4829 mii_address(phyreg, ioaddr); /* PHY Register to write */ in mii_wr()
/drivers/net/ethernet/realtek/
Dr8169_main.c5155 static int r8169_mdio_read_reg(struct mii_bus *mii_bus, int phyaddr, int phyreg) in r8169_mdio_read_reg() argument
5162 return rtl_readphy(tp, phyreg); in r8169_mdio_read_reg()
5166 int phyreg, u16 val) in r8169_mdio_write_reg() argument
5173 rtl_writephy(tp, phyreg, val); in r8169_mdio_write_reg()