Home
last modified time | relevance | path

Searched refs:pll_freq (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/meson/
Dmeson_vclk.c363 unsigned int pll_freq; member
375 .pll_freq = 4320000,
387 .pll_freq = 4320000,
399 .pll_freq = 2970000,
411 .pll_freq = 2970000,
423 .pll_freq = 2970000,
435 .pll_freq = 5940000,
447 .pll_freq = 5940000,
459 .pll_freq = 5940000,
623 unsigned int pll_freq) in meson_hdmi_pll_get_m() argument
[all …]
/drivers/clk/
Dclk-vt8500.c641 unsigned long pll_freq; in vtwm_pll_recalc_rate() local
645 pll_freq = parent_rate * VT8500_PLL_MUL(pll_val); in vtwm_pll_recalc_rate()
646 pll_freq /= VT8500_PLL_DIV(pll_val); in vtwm_pll_recalc_rate()
649 pll_freq = parent_rate * WM8650_PLL_MUL(pll_val); in vtwm_pll_recalc_rate()
650 pll_freq /= WM8650_PLL_DIV(pll_val); in vtwm_pll_recalc_rate()
653 pll_freq = parent_rate * WM8750_PLL_MUL(pll_val); in vtwm_pll_recalc_rate()
654 pll_freq /= WM8750_PLL_DIV(pll_val); in vtwm_pll_recalc_rate()
657 pll_freq = parent_rate * WM8850_PLL_MUL(pll_val); in vtwm_pll_recalc_rate()
658 pll_freq /= WM8850_PLL_DIV(pll_val); in vtwm_pll_recalc_rate()
661 pll_freq = 0; in vtwm_pll_recalc_rate()
[all …]
/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_10nm.c160 u64 pll_freq; in dsi_pll_calc_dec_frac() local
166 pll_freq = pll->vco_current_rate; in dsi_pll_calc_dec_frac()
174 dec_multiple = div_u64(pll_freq * multiplier, divider); in dsi_pll_calc_dec_frac()
179 if (pll_freq <= 1900000000UL) in dsi_pll_calc_dec_frac()
181 else if (pll_freq <= 3000000000UL) in dsi_pll_calc_dec_frac()
185 if (pll_freq < 1100000000UL) in dsi_pll_calc_dec_frac()
492 u64 pll_freq, tmp64; in dsi_pll_10nm_vco_recalc_rate() local
509 pll_freq = dec * (ref_clk * 2); in dsi_pll_10nm_vco_recalc_rate()
511 pll_freq += div_u64(tmp64, multiplier); in dsi_pll_10nm_vco_recalc_rate()
513 vco_rate = pll_freq; in dsi_pll_10nm_vco_recalc_rate()
Ddsi_pll_7nm.c161 u64 pll_freq; in dsi_pll_calc_dec_frac() local
167 pll_freq = pll->vco_current_rate; in dsi_pll_calc_dec_frac()
175 dec_multiple = div_u64(pll_freq * multiplier, divider); in dsi_pll_calc_dec_frac()
182 else if (pll_freq <= 1000000000ULL) in dsi_pll_calc_dec_frac()
184 else if (pll_freq <= 2500000000ULL) in dsi_pll_calc_dec_frac()
186 else if (pll_freq <= 3020000000ULL) in dsi_pll_calc_dec_frac()
518 u64 pll_freq, tmp64; in dsi_pll_7nm_vco_recalc_rate() local
535 pll_freq = dec * (ref_clk * 2); in dsi_pll_7nm_vco_recalc_rate()
537 pll_freq += div_u64(tmp64, multiplier); in dsi_pll_7nm_vco_recalc_rate()
539 vco_rate = pll_freq; in dsi_pll_7nm_vco_recalc_rate()
/drivers/cpufreq/
Dloongson1-cpufreq.c83 unsigned int pll_freq, freq; in ls1x_cpufreq_init() local
86 pll_freq = clk_get_rate(cpufreq->pll_clk) / 1000; in ls1x_cpufreq_init()
94 freq = pll_freq / (i + 1); in ls1x_cpufreq_init()
/drivers/media/rc/
Dene_ir.h196 int pll_freq; member
Dene_ir.c100 dev->pll_freq = (ene_read_reg(dev, ENE_PLLFRH) << 4) + in ene_hw_detect()
105 dev->pll_freq == ENE_DEFAULT_PLL_FREQ ? 2 : 4; in ene_hw_detect()
117 pr_notice("PLL freq = %d\n", dev->pll_freq); in ene_hw_detect()
394 dev->pll_freq == ENE_DEFAULT_PLL_FREQ ? 1 : 2; in ene_rx_setup()
/drivers/mfd/
Ddb8500-prcmu.c1832 u32 pll_freq = 0; in set_plldsi_rate() local
1854 if (pll_freq == 0) in set_plldsi_rate()
1855 pll_freq = (((u32)d << PRCM_PLL_FREQ_D_SHIFT) | in set_plldsi_rate()
1861 pll_freq = (((u32)d << PRCM_PLL_FREQ_D_SHIFT) | in set_plldsi_rate()
1865 if (pll_freq == 0) in set_plldsi_rate()
1868 pll_freq |= (1 << PRCM_PLL_FREQ_N_SHIFT); in set_plldsi_rate()
1869 writel(pll_freq, PRCM_PLLDSI_FREQ); in set_plldsi_rate()
/drivers/video/fbdev/
Dtgafb.c240 u32 htimings, vtimings, pll_freq; local
268 par->pll_freq = pll_freq = 1000000000 / info->var.pixclock;
294 tgafb_set_pll(par, pll_freq);
Dw100fb.c1296 …t_pll_freq(par, (par->fastpll_mode && mode->fast_pll_freq) ? mode->fast_pll_freq : mode->pll_freq); in w100_init_clocks()
1525 hsync=((par->fastpll_mode && mode->fast_pll_freq) ? mode->fast_pll_freq : mode->pll_freq)*100000; in calc_hsync()
/drivers/media/i2c/cx25840/
Dcx25840-core.c2743 u64 pll_freq; in cx23885_dif_setup() local
2750 pll_freq = div_u64((u64)ifHz * 268435456, 50000000); in cx23885_dif_setup()
2751 pll_freq_word = (u32)pll_freq; in cx23885_dif_setup()