Home
last modified time | relevance | path

Searched refs:rb_addr (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dvcn_v3_0.c1220 uint64_t rb_addr; in vcn_v3_0_start_sriov() local
1333 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
1336 lower_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1339 upper_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1347 rb_addr = ring->gpu_addr; in vcn_v3_0_start_sriov()
1350 lower_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
1353 upper_32_bits(rb_addr)); in vcn_v3_0_start_sriov()
Dgfx_v7_0.c2600 u64 rb_addr, rptr_addr; in gfx_v7_0_cp_gfx_resume() local
2641 rb_addr = ring->gpu_addr >> 8; in gfx_v7_0_cp_gfx_resume()
2642 WREG32(mmCP_RB0_BASE, rb_addr); in gfx_v7_0_cp_gfx_resume()
2643 WREG32(mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v7_0_cp_gfx_resume()
Dgfx_v10_0.c5891 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v10_0_cp_gfx_resume() local
5934 rb_addr = ring->gpu_addr >> 8; in gfx_v10_0_cp_gfx_resume()
5935 WREG32_SOC15(GC, 0, mmCP_RB0_BASE, rb_addr); in gfx_v10_0_cp_gfx_resume()
5936 WREG32_SOC15(GC, 0, mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v10_0_cp_gfx_resume()
5971 rb_addr = ring->gpu_addr >> 8; in gfx_v10_0_cp_gfx_resume()
5972 WREG32_SOC15(GC, 0, mmCP_RB1_BASE, rb_addr); in gfx_v10_0_cp_gfx_resume()
5973 WREG32_SOC15(GC, 0, mmCP_RB1_BASE_HI, upper_32_bits(rb_addr)); in gfx_v10_0_cp_gfx_resume()
Dgfx_v9_0.c3266 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v9_0_cp_gfx_resume() local
3301 rb_addr = ring->gpu_addr >> 8; in gfx_v9_0_cp_gfx_resume()
3302 WREG32_SOC15(GC, 0, mmCP_RB0_BASE, rb_addr); in gfx_v9_0_cp_gfx_resume()
3303 WREG32_SOC15(GC, 0, mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v9_0_cp_gfx_resume()
Dgfx_v8_0.c4275 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v8_0_cp_gfx_resume() local
4311 rb_addr = ring->gpu_addr >> 8; in gfx_v8_0_cp_gfx_resume()
4312 WREG32(mmCP_RB0_BASE, rb_addr); in gfx_v8_0_cp_gfx_resume()
4313 WREG32(mmCP_RB0_BASE_HI, upper_32_bits(rb_addr)); in gfx_v8_0_cp_gfx_resume()
/drivers/gpu/drm/radeon/
Dcik.c4061 u64 rb_addr; in cik_cp_gfx_resume() local
4104 rb_addr = ring->gpu_addr >> 8; in cik_cp_gfx_resume()
4105 WREG32(CP_RB0_BASE, rb_addr); in cik_cp_gfx_resume()
4106 WREG32(CP_RB0_BASE_HI, upper_32_bits(rb_addr)); in cik_cp_gfx_resume()