Home
last modified time | relevance | path

Searched refs:rx_enable (Results 1 – 21 of 21) sorted by relevance

/drivers/ipack/devices/
Dipoctal.c44 unsigned int rx_enable; member
65 channel->rx_enable = 0; in ipoctal_reset_channel()
83 channel->rx_enable = 1; in ipoctal_port_activate()
242 channel->rx_enable = 1; in ipoctal_irq_channel()
476 channel->rx_enable = 0; in ipoctal_write_tty()
633 if (channel->rx_enable) in ipoctal_set_termios()
/drivers/input/misc/
Diqs269a.c241 u8 rx_enable; member
534 &ch_reg->rx_enable); in iqs269_parse_chan()
1311 switch (ch_reg[IQS269_CHx_HALL_ACTIVE].rx_enable & in hall_bin_show()
1312 ch_reg[IQS269_CHx_HALL_INACTIVE].rx_enable) { in hall_bin_show()
1395 ch_reg[iqs269->ch_num].rx_enable); in rx_enable_show()
1416 ch_reg[iqs269->ch_num].rx_enable = val; in rx_enable_store()
1571 static DEVICE_ATTR_RW(rx_enable);
/drivers/tty/serial/
D21285.c79 #define rx_enable(port) enable(port, rx_enabled_bit) macro
224 rx_enable(port); in serial21285_startup()
/drivers/net/ethernet/ti/
Dcpts.h104 int rx_enable; member
/drivers/net/ethernet/apm/xgene/
Dxgene_enet_main.h145 void (*rx_enable)(struct xgene_enet_pdata *pdata); member
Dxgene_enet_hw.c810 mac_ops->rx_enable(pdata); in xgene_enet_adjust_link()
1000 .rx_enable = xgene_gmac_rx_enable,
Dxgene_enet_xgmac.c513 .rx_enable = xgene_xgmac_rx_enable,
Dxgene_enet_sgmac.c587 .rx_enable = xgene_sgmac_rx_enable,
Dxgene_enet_main.c1020 mac_ops->rx_enable(pdata); in xgene_enet_open()
/drivers/net/wireless/ath/ath9k/
Dhw-ops.h35 ath9k_hw_ops(ah)->rx_enable(ah); in ath9k_hw_rxena()
Dar9002_mac.c422 ops->rx_enable = ar9002_hw_rx_enable; in ar9002_hw_attach_mac_ops()
Dar9003_mac.c456 ops->rx_enable = ar9003_hw_rx_enable; in ar9003_hw_attach_mac_ops()
Dhw.h726 void (*rx_enable)(struct ath_hw *ah); member
/drivers/net/ethernet/cavium/liquidio/
Dlio_ethtool.c2097 (intr_cfg->rx_enable) ? in octnet_set_intrmod_cfg()
2123 if (!intrmod_cfg.rx_enable) { in lio_get_intr_coalesce()
2138 if (!intrmod_cfg.rx_enable) { in lio_get_intr_coalesce()
2152 if (intrmod_cfg.rx_enable) { in lio_get_intr_coalesce()
2154 intrmod_cfg.rx_enable; in lio_get_intr_coalesce()
2189 if (intrmod_cfg->rx_enable || intrmod_cfg->tx_enable) { in oct_cfg_adaptive_intr()
2194 if (intrmod_cfg->rx_enable) { in oct_cfg_adaptive_intr()
2450 intrmod.rx_enable = intr_coal->use_adaptive_rx_coalesce ? 1 : 0; in lio_set_intr_coalesce()
Dliquidio_common.h940 u64 rx_enable; member
/drivers/net/can/
Dpch_can.c164 u32 rx_enable[PCH_TX_OBJ_END]; member
1076 priv->rx_enable[i - 1] = pch_can_get_rxtx_ir(priv, i, in pch_can_suspend()
1120 pch_can_set_rxtx(priv, i, priv->rx_enable[i - 1], PCH_RX_IFREG); in pch_can_resume()
/drivers/staging/rtl8192e/rtl8192e/
Drtl_core.h298 void (*rx_enable)(struct net_device *dev); member
Drtl_core.c45 .rx_enable = rtl92e_enable_rx,
1535 priv->ops->rx_enable(dev); in rtl92e_rx_enable()
/drivers/tty/
Dsynclink_gt.c461 static int rx_enable(struct slgt_info *info, int enable);
1020 ret = rx_enable(info, (int)arg); in ioctl()
2613 static int rx_enable(struct slgt_info *info, int enable) in rx_enable() function
Dsynclinkmp.c544 static int rx_enable(SLMP_INFO *info, int enable);
1279 return rx_enable(info, (int)arg); in ioctl()
2972 static int rx_enable(SLMP_INFO * info, int enable) in rx_enable() function
/drivers/net/ethernet/microchip/
Dlan743x_main.c874 bool tx_enable, bool rx_enable) in lan743x_mac_flow_ctrl_set_enables() argument
884 if (rx_enable) in lan743x_mac_flow_ctrl_set_enables()