Home
last modified time | relevance | path

Searched refs:soc_table (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega20_hwmgr.c643 dpm_table = &(data->dpm_table.soc_table); in vega20_setup_default_dpm_tables()
1881 min_freq = data->dpm_table.soc_table.dpm_state.soft_min_level; in vega20_upload_dpm_min_level()
1983 max_freq = data->dpm_table.soc_table.dpm_state.soft_max_level; in vega20_upload_dpm_max_level()
2399 soft_level = vega20_find_highest_dpm_level(&(data->dpm_table.soc_table)); in vega20_force_dpm_highest()
2401 data->dpm_table.soc_table.dpm_state.soft_min_level = in vega20_force_dpm_highest()
2402 data->dpm_table.soc_table.dpm_state.soft_max_level = in vega20_force_dpm_highest()
2403 data->dpm_table.soc_table.dpm_levels[soft_level].value; in vega20_force_dpm_highest()
2441 soft_level = vega20_find_lowest_dpm_level(&(data->dpm_table.soc_table)); in vega20_force_dpm_lowest()
2443 data->dpm_table.soc_table.dpm_state.soft_min_level = in vega20_force_dpm_lowest()
2444 data->dpm_table.soc_table.dpm_state.soft_max_level = in vega20_force_dpm_lowest()
[all …]
Dvega12_hwmgr.c645 dpm_table = &(data->dpm_table.soc_table); in vega12_setup_default_dpm_tables()
1195 min_freq = data->dpm_table.soc_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1279 max_freq = data->dpm_table.soc_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
1703 struct vega12_single_dpm_table *soc_dpm_table = &(data->dpm_table.soc_table); in vega12_get_profiling_clk_mask()
1925 dpm_table = &(data->dpm_table.soc_table); in vega12_get_socclocks()
2048 if (soft_max_level >= data->dpm_table.soc_table.count) { in vega12_force_clock_level()
2051 data->dpm_table.soc_table.count - 1); in vega12_force_clock_level()
2055 data->dpm_table.soc_table.dpm_state.soft_min_level = in vega12_force_clock_level()
2056 data->dpm_table.soc_table.dpm_levels[soft_min_level].value; in vega12_force_clock_level()
2057 data->dpm_table.soc_table.dpm_state.soft_max_level = in vega12_force_clock_level()
[all …]
Dvega10_hwmgr.c1345 dpm_table = &(data->dpm_table.soc_table); in vega10_setup_default_dpm_tables()
1750 dpm_table = &(data->dpm_table.soc_table); in vega10_populate_all_graphic_levels()
3521 &(data->dpm_table.soc_table), in vega10_trim_dpm_states()
3633 data->dpm_table.soc_table.dpm_state.soft_min_level) { in vega10_upload_dpm_bootup_level()
3638 data->dpm_table.soc_table.dpm_state.soft_min_level = in vega10_upload_dpm_bootup_level()
3681 data->dpm_table.soc_table.dpm_state.soft_max_level) { in vega10_upload_dpm_max_level()
3686 data->dpm_table.soc_table.dpm_state.soft_max_level = in vega10_upload_dpm_max_level()
3717 vega10_find_lowest_dpm_level(&(data->dpm_table.soc_table)); in vega10_generate_dpm_level_enable_mask()
3719 vega10_find_highest_dpm_level(&(data->dpm_table.soc_table)); in vega10_generate_dpm_level_enable_mask()
3735 data->dpm_table.soc_table.dpm_levels[i].enabled = true; in vega10_generate_dpm_level_enable_mask()
[all …]
Dvega10_hwmgr.h147 struct vega10_single_dpm_table soc_table; member
Dvega12_hwmgr.h126 struct vega12_single_dpm_table soc_table; member
Dvega20_hwmgr.h178 struct vega20_single_dpm_table soc_table; member
/drivers/gpu/drm/amd/pm/swsmu/smu11/
Darcturus_ppt.h60 struct arcturus_single_dpm_table soc_table; member
Darcturus_ppt.c308 dpm_table = &dpm_context->dpm_tables.soc_table; in arcturus_set_default_dpm_table()
498 struct smu_11_0_dpm_table *soc_table = in arcturus_populate_umd_state_clk() local
499 &dpm_context->dpm_tables.soc_table; in arcturus_populate_umd_state_clk()
509 pstate_table->socclk_pstate.min = soc_table->min; in arcturus_populate_umd_state_clk()
510 pstate_table->socclk_pstate.peak = soc_table->max; in arcturus_populate_umd_state_clk()
514 soc_table->count > ARCTURUS_UMD_PSTATE_SOCCLK_LEVEL) { in arcturus_populate_umd_state_clk()
520 soc_table->dpm_levels[ARCTURUS_UMD_PSTATE_SOCCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
799 single_dpm_table = &(dpm_context->dpm_tables.soc_table); in arcturus_print_clk_levels()
885 freq = dpm_context->dpm_tables.soc_table.dpm_levels[level].value; in arcturus_upload_dpm_level()
Dsmu_v11_0.c1732 struct smu_11_0_dpm_table *soc_table = in smu_v11_0_set_performance_level() local
1733 &dpm_context->dpm_tables.soc_table; in smu_v11_0_set_performance_level()
1746 socclk_min = socclk_max = soc_table->max; in smu_v11_0_set_performance_level()
1751 socclk_min = socclk_max = soc_table->min; in smu_v11_0_set_performance_level()
1758 socclk_min = soc_table->min; in smu_v11_0_set_performance_level()
1759 socclk_max = soc_table->max; in smu_v11_0_set_performance_level()
Dnavi10_ppt.c655 dpm_table = &dpm_context->dpm_tables.soc_table; in navi10_set_default_dpm_table()
1166 struct smu_11_0_dpm_table *soc_table = in navi10_populate_umd_state_clk() local
1167 &dpm_context->dpm_tables.soc_table; in navi10_populate_umd_state_clk()
1225 pstate_table->socclk_pstate.min = soc_table->min; in navi10_populate_umd_state_clk()
1226 pstate_table->socclk_pstate.peak = soc_table->max; in navi10_populate_umd_state_clk()
1230 soc_table->max > NAVI10_UMD_PSTATE_PROFILING_SOCCLK) { in navi10_populate_umd_state_clk()
Dsienna_cichlid_ppt.c588 dpm_table = &dpm_context->dpm_tables.soc_table; in sienna_cichlid_set_default_dpm_table()
1093 struct smu_11_0_dpm_table *soc_table = in sienna_cichlid_populate_umd_state_clk() local
1094 &dpm_context->dpm_tables.soc_table; in sienna_cichlid_populate_umd_state_clk()
1104 pstate_table->socclk_pstate.min = soc_table->min; in sienna_cichlid_populate_umd_state_clk()
1105 pstate_table->socclk_pstate.peak = soc_table->max; in sienna_cichlid_populate_umd_state_clk()
/drivers/gpu/drm/amd/pm/inc/
Dsmu_v11_0.h93 struct smu_11_0_dpm_table soc_table; member