Searched refs:timing_h (Results 1 – 4 of 4) sorted by relevance
/drivers/video/fbdev/omap2/omapfb/dss/ |
D | hdmi_wp.c | 165 u32 timing_h = 0; in hdmi_wp_video_config_timing() local 170 timing_h |= FLD_VAL(timings->hbp, 31, 20); in hdmi_wp_video_config_timing() 171 timing_h |= FLD_VAL(timings->hfp, 19, 8); in hdmi_wp_video_config_timing() 172 timing_h |= FLD_VAL(timings->hsw, 7, 0); in hdmi_wp_video_config_timing() 173 hdmi_write_reg(wp->base, HDMI_WP_VIDEO_TIMING_H, timing_h); in hdmi_wp_video_config_timing()
|
D | dispc.c | 3029 u32 timing_h, timing_v, l; in _dispc_mgr_set_lcd_timings() local 3032 timing_h = FLD_VAL(hsw-1, dispc.feat->sw_start, 0) | in _dispc_mgr_set_lcd_timings() 3039 dispc_write_reg(DISPC_TIMING_H(channel), timing_h); in _dispc_mgr_set_lcd_timings()
|
/drivers/gpu/drm/omapdrm/dss/ |
D | hdmi_wp.c | 166 u32 timing_h = 0; in hdmi_wp_video_config_timing() local 181 timing_h |= FLD_VAL(vm->hback_porch, 31, 20); in hdmi_wp_video_config_timing() 182 timing_h |= FLD_VAL(vm->hfront_porch, 19, 8); in hdmi_wp_video_config_timing() 183 timing_h |= FLD_VAL(vm->hsync_len - hsync_len_offset, 7, 0); in hdmi_wp_video_config_timing() 184 hdmi_write_reg(wp->base, HDMI_WP_VIDEO_TIMING_H, timing_h); in hdmi_wp_video_config_timing()
|
D | dispc.c | 3127 u32 timing_h, timing_v, l; in _dispc_mgr_set_lcd_timings() local 3130 timing_h = FLD_VAL(vm->hsync_len - 1, dispc->feat->sw_start, 0) | in _dispc_mgr_set_lcd_timings() 3137 dispc_write_reg(dispc, DISPC_TIMING_H(channel), timing_h); in _dispc_mgr_set_lcd_timings()
|