Home
last modified time | relevance | path

Searched refs:vco_ref_clk_rate (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_14nm.c135 u64 vco_ref_clk_rate; member
216 pll->in.fref = pll->vco_ref_clk_rate; in dsi_pll_14nm_input_init()
266 DBG("vco=%lld ref=%lld", pll->vco_current_rate, pll->vco_ref_clk_rate); in pll_14nm_ssc_calc()
269 period = (u32)pll->vco_ref_clk_rate / 1000; in pll_14nm_ssc_calc()
278 ref = pll->vco_ref_clk_rate; in pll_14nm_ssc_calc()
307 u64 fref = pll->vco_ref_clk_rate; in pll_14nm_dec_frac_calc()
357 u64 fref = pll->vco_ref_clk_rate; in pll_14nm_calc_vco_count()
586 pll_14nm->vco_ref_clk_rate = VCO_REF_CLK_RATE; in dsi_pll_14nm_vco_set_rate()
Ddsi_pll_10nm.c96 u64 vco_ref_clk_rate; member
136 config->ref_freq = pll->vco_ref_clk_rate; in dsi_pll_setup_config()
159 u64 fref = pll->vco_ref_clk_rate; in dsi_pll_calc_dec_frac()
326 pll_10nm->vco_ref_clk_rate = VCO_REF_CLK_RATE; in dsi_pll_10nm_vco_set_rate()
487 u64 ref_clk = pll_10nm->vco_ref_clk_rate; in dsi_pll_10nm_vco_recalc_rate()
577 … = dsi_pll_10nm_vco_set_rate(&pll->clk_hw, pll_10nm->vco_current_rate, pll_10nm->vco_ref_clk_rate); in dsi_pll_10nm_restore_state()
Ddsi_pll_7nm.c96 u64 vco_ref_clk_rate; member
136 config->ref_freq = pll->vco_ref_clk_rate; in dsi_pll_setup_config()
160 u64 fref = pll->vco_ref_clk_rate; in dsi_pll_calc_dec_frac()
344 pll_7nm->vco_ref_clk_rate = VCO_REF_CLK_RATE; in dsi_pll_7nm_vco_set_rate()
513 u64 ref_clk = pll_7nm->vco_ref_clk_rate; in dsi_pll_7nm_vco_recalc_rate()
603 ret = dsi_pll_7nm_vco_set_rate(&pll->clk_hw, pll_7nm->vco_current_rate, pll_7nm->vco_ref_clk_rate); in dsi_pll_7nm_restore_state()