Home
last modified time | relevance | path

Searched defs:max_lanes (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/xlnx/
Dzynqmp_dp.c248 u8 max_lanes; member
565 u8 max_lanes = dp->link_config.max_lanes; in zynqmp_dp_mode_configure() local
1357 u8 max_lanes = dp->link_config.max_lanes; in zynqmp_dp_connector_mode_valid() local
1456 u8 max_lanes = dp->link_config.max_lanes; in zynqmp_dp_encoder_atomic_mode_set() local
/drivers/gpu/drm/tegra/
Ddp.h125 unsigned int max_lanes; member
/drivers/gpu/drm/rockchip/
Dcdn-dp-core.h97 u8 max_lanes; member
/drivers/media/platform/cadence/
Dcdns-csi2rx.c75 u8 max_lanes; member
Dcdns-csi2tx.c116 unsigned int max_lanes; member
/drivers/gpu/drm/i915/display/
Dintel_tc.c324 int max_lanes; in icl_tc_phy_connect() local
Dintel_dp_mst.c667 int max_rate, mode_rate, max_lanes, max_link_clock; in intel_dp_mst_mode_valid_ctx() local
Dintel_dp.c245 intel_dp_max_data_rate(int max_link_clock, int max_lanes) in intel_dp_max_data_rate()
657 int max_rate, mode_rate, max_lanes, max_link_clock; in intel_dp_mode_valid() local
Dintel_ddi.c4952 int max_lanes = 4; in intel_ddi_max_lanes() local
Dintel_display_types.h1414 u8 max_lanes; member
/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c375 cdv_intel_dp_max_data_rate(int max_link_clock, int max_lanes) in cdv_intel_dp_max_data_rate()
517 int max_lanes = cdv_intel_dp_max_lane_count(encoder); in cdv_intel_dp_mode_valid() local
/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_core.c641 u32 max_lanes, u32 max_rate) in analogix_dp_full_link_train()