Home
last modified time | relevance | path

Searched defs:prate (Results 1 – 25 of 102) sorted by relevance

12345

/drivers/clk/spear/
Dclk-vco-pll.c70 unsigned long prate, int index, unsigned long *pll_rate) in pll_calc_rate()
85 unsigned long *prate, int *index) in clk_pll_round_rate_index()
117 unsigned long *prate) in clk_pll_round_rate()
145 unsigned long prate) in clk_pll_set_rate()
175 unsigned long prate, int index) in vco_calc_rate()
183 unsigned long *prate) in clk_vco_round_rate()
231 unsigned long prate) in clk_vco_set_rate()
Dclk-frac-synth.c44 static unsigned long frac_calc_rate(struct clk_hw *hw, unsigned long prate, in frac_calc_rate()
59 unsigned long *prate) in clk_frac_round_rate()
96 unsigned long prate) in clk_frac_set_rate()
Dclk-gpt-synth.c34 static unsigned long gpt_calc_rate(struct clk_hw *hw, unsigned long prate, in gpt_calc_rate()
46 unsigned long *prate) in clk_gpt_round_rate()
81 unsigned long prate) in clk_gpt_set_rate()
Dclk-aux-synth.c44 static unsigned long aux_calc_rate(struct clk_hw *hw, unsigned long prate, in aux_calc_rate()
56 unsigned long *prate) in clk_aux_round_rate()
100 unsigned long prate) in clk_aux_set_rate()
/drivers/clk/qcom/
Dclk-alpha-pll.c409 alpha_pll_calc_rate(u64 prate, u32 l, u32 a, u32 alpha_width) in alpha_pll_calc_rate()
415 alpha_pll_round_rate(unsigned long rate, unsigned long prate, u32 *l, u64 *a, in alpha_pll_round_rate()
459 u64 a = 0, prate = parent_rate; in clk_alpha_pll_recalc_rate() local
538 unsigned long prate, in __clk_alpha_pll_set_rate()
577 unsigned long prate) in clk_alpha_pll_set_rate()
584 unsigned long prate) in clk_alpha_pll_hwfsm_set_rate()
591 unsigned long *prate) in clk_alpha_pll_round_rate()
609 alpha_huayra_pll_calc_rate(u64 prate, u32 l, u32 a) in alpha_huayra_pll_calc_rate()
622 alpha_huayra_pll_round_rate(unsigned long rate, unsigned long prate, in alpha_huayra_pll_round_rate()
710 unsigned long prate) in alpha_pll_huayra_set_rate()
[all …]
Dclk-regmap-mux-div.c125 unsigned long prate, u32 src) in __mux_div_set_rate_and_parent()
187 unsigned long rate, unsigned long prate) in mux_div_set_rate()
195 unsigned long prate, u8 index) in mux_div_set_rate_and_parent()
203 static unsigned long mux_div_recalc_rate(struct clk_hw *hw, unsigned long prate) in mux_div_recalc_rate()
Dclk-regmap-divider.c19 unsigned long *prate) in div_round_ro_rate()
34 unsigned long *prate) in div_round_rate()
/drivers/clk/meson/
Dsclk-div.c42 unsigned long prate, int maxdiv) in sclk_div_getdiv()
50 unsigned long *prate, in sclk_div_bestdiv()
100 unsigned long *prate) in sclk_div_round_rate()
167 unsigned long prate) in sclk_div_set_rate()
182 unsigned long prate) in sclk_div_recalc_rate()
Dclk-cpu-dyndiv.c20 unsigned long prate) in meson_clk_cpu_dyndiv_recalc_rate()
32 unsigned long *prate) in meson_clk_cpu_dyndiv_round_rate()
Dclk-regmap.c60 unsigned long prate) in clk_regmap_div_recalc_rate()
79 unsigned long *prate) in clk_regmap_div_round_rate()
/drivers/gpu/drm/pl111/
Dpl111_display.c447 unsigned long *prate, bool set_parent) in pl111_clk_div_choose_div()
477 unsigned long *prate) in pl111_clk_div_round_rate()
485 unsigned long prate) in pl111_clk_div_recalc_rate()
504 unsigned long prate) in pl111_clk_div_set_rate()
/drivers/clk/x86/
Dclk-cgu.c137 unsigned long *prate) in lgm_clk_divider_round_rate()
147 unsigned long prate) in lgm_clk_divider_set_rate()
396 u64 prate; in lgm_clk_ddiv_recalc_rate() local
463 unsigned long prate) in lgm_clk_ddiv_set_rate()
492 unsigned long *prate) in lgm_clk_ddiv_round_rate()
Dclk-cgu-pll.c25 lgm_pll_calc_rate(unsigned long prate, unsigned int mult, in lgm_pll_calc_rate()
40 static unsigned long lgm_pll_recalc_rate(struct clk_hw *hw, unsigned long prate) in lgm_pll_recalc_rate()
/drivers/clk/rockchip/
Dclk-pll.c65 unsigned long drate, unsigned long *prate) in rockchip_pll_round_rate()
164 unsigned long prate) in rockchip_rk3036_pll_recalc_rate()
249 unsigned long prate) in rockchip_rk3036_pll_set_rate()
401 unsigned long prate) in rockchip_rk3066_pll_recalc_rate()
484 unsigned long prate) in rockchip_rk3066_pll_set_rate()
646 unsigned long prate) in rockchip_rk3399_pll_recalc_rate()
733 unsigned long prate) in rockchip_rk3399_pll_set_rate()
Dclk-ddr.c30 unsigned long prate) in rockchip_ddrclk_sip_set_rate()
60 unsigned long *prate) in rockchip_ddrclk_sip_round_rate()
/drivers/clk/mmp/
Dclk-frac.c28 unsigned long *prate) in clk_factor_round_rate()
81 unsigned long prate) in clk_factor_set_rate()
/drivers/clk/imx/
Dclk-pllv3.c120 unsigned long *prate) in clk_pllv3_round_rate()
168 unsigned long *prate) in clk_pllv3_sys_round_rate()
229 unsigned long *prate) in clk_pllv3_av_round_rate()
358 unsigned long *prate) in clk_pllv3_vf610_round_rate()
Dclk-pll14xx.c103 unsigned long *prate) in clk_pll14xx_round_rate()
180 unsigned long prate) in clk_pll1416x_set_rate()
246 unsigned long prate) in clk_pll1443x_set_rate()
/drivers/rtc/
Drtc-ac100.c120 unsigned long prate) in ac100_clkout_recalc_rate()
144 unsigned long prate) in ac100_clkout_round_rate()
178 unsigned long tmp, prate; in ac100_clkout_determine_rate() local
223 unsigned long prate) in ac100_clkout_set_rate()
/drivers/clk/axs10x/
Di2s_pll_clock.c89 static const struct i2s_pll_cfg *i2s_pll_get_cfg(unsigned long prate) in i2s_pll_get_cfg()
115 unsigned long *prate) in i2s_pll_round_rate()
/drivers/clk/samsung/
Dclk-pll.c50 unsigned long drate, unsigned long *prate) in samsung_pll_round_rate()
205 unsigned long prate) in samsung_pll35xx_set_rate()
435 unsigned long prate) in samsung_pll45xx_set_rate()
586 unsigned long prate) in samsung_pll46xx_set_rate()
805 unsigned long prate) in samsung_s3c2410_pll_set_rate()
1001 unsigned long prate) in samsung_pll2550xx_set_rate()
1101 unsigned long prate) in samsung_pll2650x_set_rate()
Dclk-cpu.h26 unsigned long prate; member
/drivers/clk/zte/
Dclk.c79 unsigned long *prate) in zx_pll_round_rate()
242 unsigned long *prate) in zx_audio_round_rate()
405 unsigned long *prate) in zx_audio_div_round_rate()
/drivers/clk/
Dclk-divider.c346 unsigned long rate, unsigned long *prate, in divider_round_rate_parent()
359 unsigned long rate, unsigned long *prate, in divider_ro_round_rate_parent()
381 unsigned long *prate) in clk_divider_round_rate()
/drivers/clk/tegra/
Dclk-audio-sync.c21 unsigned long *prate) in clk_sync_source_round_rate()

12345