1 /*
2 * Copyright 2013 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Christian König <christian.koenig@amd.com>
23 */
24
25 #include <linux/firmware.h>
26
27 #include "amdgpu.h"
28 #include "amdgpu_uvd.h"
29 #include "cikd.h"
30
31 #include "uvd/uvd_4_2_d.h"
32 #include "uvd/uvd_4_2_sh_mask.h"
33
34 #include "oss/oss_2_0_d.h"
35 #include "oss/oss_2_0_sh_mask.h"
36
37 #include "bif/bif_4_1_d.h"
38
39 #include "smu/smu_7_0_1_d.h"
40 #include "smu/smu_7_0_1_sh_mask.h"
41
42 static void uvd_v4_2_mc_resume(struct amdgpu_device *adev);
43 static void uvd_v4_2_set_ring_funcs(struct amdgpu_device *adev);
44 static void uvd_v4_2_set_irq_funcs(struct amdgpu_device *adev);
45 static int uvd_v4_2_start(struct amdgpu_device *adev);
46 static void uvd_v4_2_stop(struct amdgpu_device *adev);
47 static int uvd_v4_2_set_clockgating_state(void *handle,
48 enum amd_clockgating_state state);
49 static void uvd_v4_2_set_dcm(struct amdgpu_device *adev,
50 bool sw_mode);
51 /**
52 * uvd_v4_2_ring_get_rptr - get read pointer
53 *
54 * @ring: amdgpu_ring pointer
55 *
56 * Returns the current hardware read pointer
57 */
uvd_v4_2_ring_get_rptr(struct amdgpu_ring * ring)58 static uint64_t uvd_v4_2_ring_get_rptr(struct amdgpu_ring *ring)
59 {
60 struct amdgpu_device *adev = ring->adev;
61
62 return RREG32(mmUVD_RBC_RB_RPTR);
63 }
64
65 /**
66 * uvd_v4_2_ring_get_wptr - get write pointer
67 *
68 * @ring: amdgpu_ring pointer
69 *
70 * Returns the current hardware write pointer
71 */
uvd_v4_2_ring_get_wptr(struct amdgpu_ring * ring)72 static uint64_t uvd_v4_2_ring_get_wptr(struct amdgpu_ring *ring)
73 {
74 struct amdgpu_device *adev = ring->adev;
75
76 return RREG32(mmUVD_RBC_RB_WPTR);
77 }
78
79 /**
80 * uvd_v4_2_ring_set_wptr - set write pointer
81 *
82 * @ring: amdgpu_ring pointer
83 *
84 * Commits the write pointer to the hardware
85 */
uvd_v4_2_ring_set_wptr(struct amdgpu_ring * ring)86 static void uvd_v4_2_ring_set_wptr(struct amdgpu_ring *ring)
87 {
88 struct amdgpu_device *adev = ring->adev;
89
90 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));
91 }
92
uvd_v4_2_early_init(void * handle)93 static int uvd_v4_2_early_init(void *handle)
94 {
95 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
96 adev->uvd.num_uvd_inst = 1;
97
98 uvd_v4_2_set_ring_funcs(adev);
99 uvd_v4_2_set_irq_funcs(adev);
100
101 return 0;
102 }
103
uvd_v4_2_sw_init(void * handle)104 static int uvd_v4_2_sw_init(void *handle)
105 {
106 struct amdgpu_ring *ring;
107 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
108 int r;
109
110 /* UVD TRAP */
111 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 124, &adev->uvd.inst->irq);
112 if (r)
113 return r;
114
115 r = amdgpu_uvd_sw_init(adev);
116 if (r)
117 return r;
118
119 ring = &adev->uvd.inst->ring;
120 sprintf(ring->name, "uvd");
121 r = amdgpu_ring_init(adev, ring, 512, &adev->uvd.inst->irq, 0,
122 AMDGPU_RING_PRIO_DEFAULT);
123 if (r)
124 return r;
125
126 r = amdgpu_uvd_resume(adev);
127 if (r)
128 return r;
129
130 r = amdgpu_uvd_entity_init(adev);
131
132 return r;
133 }
134
uvd_v4_2_sw_fini(void * handle)135 static int uvd_v4_2_sw_fini(void *handle)
136 {
137 int r;
138 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
139
140 r = amdgpu_uvd_suspend(adev);
141 if (r)
142 return r;
143
144 return amdgpu_uvd_sw_fini(adev);
145 }
146
147 static void uvd_v4_2_enable_mgcg(struct amdgpu_device *adev,
148 bool enable);
149 /**
150 * uvd_v4_2_hw_init - start and test UVD block
151 *
152 * @adev: amdgpu_device pointer
153 *
154 * Initialize the hardware, boot up the VCPU and do some testing
155 */
uvd_v4_2_hw_init(void * handle)156 static int uvd_v4_2_hw_init(void *handle)
157 {
158 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
159 struct amdgpu_ring *ring = &adev->uvd.inst->ring;
160 uint32_t tmp;
161 int r;
162
163 uvd_v4_2_enable_mgcg(adev, true);
164 amdgpu_asic_set_uvd_clocks(adev, 10000, 10000);
165
166 r = amdgpu_ring_test_helper(ring);
167 if (r)
168 goto done;
169
170 r = amdgpu_ring_alloc(ring, 10);
171 if (r) {
172 DRM_ERROR("amdgpu: ring failed to lock UVD ring (%d).\n", r);
173 goto done;
174 }
175
176 tmp = PACKET0(mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL, 0);
177 amdgpu_ring_write(ring, tmp);
178 amdgpu_ring_write(ring, 0xFFFFF);
179
180 tmp = PACKET0(mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL, 0);
181 amdgpu_ring_write(ring, tmp);
182 amdgpu_ring_write(ring, 0xFFFFF);
183
184 tmp = PACKET0(mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL, 0);
185 amdgpu_ring_write(ring, tmp);
186 amdgpu_ring_write(ring, 0xFFFFF);
187
188 /* Clear timeout status bits */
189 amdgpu_ring_write(ring, PACKET0(mmUVD_SEMA_TIMEOUT_STATUS, 0));
190 amdgpu_ring_write(ring, 0x8);
191
192 amdgpu_ring_write(ring, PACKET0(mmUVD_SEMA_CNTL, 0));
193 amdgpu_ring_write(ring, 3);
194
195 amdgpu_ring_commit(ring);
196
197 done:
198 if (!r)
199 DRM_INFO("UVD initialized successfully.\n");
200
201 return r;
202 }
203
204 /**
205 * uvd_v4_2_hw_fini - stop the hardware block
206 *
207 * @adev: amdgpu_device pointer
208 *
209 * Stop the UVD block, mark ring as not ready any more
210 */
uvd_v4_2_hw_fini(void * handle)211 static int uvd_v4_2_hw_fini(void *handle)
212 {
213 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
214
215 if (RREG32(mmUVD_STATUS) != 0)
216 uvd_v4_2_stop(adev);
217
218 return 0;
219 }
220
uvd_v4_2_suspend(void * handle)221 static int uvd_v4_2_suspend(void *handle)
222 {
223 int r;
224 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
225
226 r = uvd_v4_2_hw_fini(adev);
227 if (r)
228 return r;
229
230 return amdgpu_uvd_suspend(adev);
231 }
232
uvd_v4_2_resume(void * handle)233 static int uvd_v4_2_resume(void *handle)
234 {
235 int r;
236 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
237
238 r = amdgpu_uvd_resume(adev);
239 if (r)
240 return r;
241
242 return uvd_v4_2_hw_init(adev);
243 }
244
245 /**
246 * uvd_v4_2_start - start UVD block
247 *
248 * @adev: amdgpu_device pointer
249 *
250 * Setup and start the UVD block
251 */
uvd_v4_2_start(struct amdgpu_device * adev)252 static int uvd_v4_2_start(struct amdgpu_device *adev)
253 {
254 struct amdgpu_ring *ring = &adev->uvd.inst->ring;
255 uint32_t rb_bufsz;
256 int i, j, r;
257 u32 tmp;
258 /* disable byte swapping */
259 u32 lmi_swap_cntl = 0;
260 u32 mp_swap_cntl = 0;
261
262 /* set uvd busy */
263 WREG32_P(mmUVD_STATUS, 1<<2, ~(1<<2));
264
265 uvd_v4_2_set_dcm(adev, true);
266 WREG32(mmUVD_CGC_GATE, 0);
267
268 /* take UVD block out of reset */
269 WREG32_P(mmSRBM_SOFT_RESET, 0, ~SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK);
270 mdelay(5);
271
272 /* enable VCPU clock */
273 WREG32(mmUVD_VCPU_CNTL, 1 << 9);
274
275 /* disable interupt */
276 WREG32_P(mmUVD_MASTINT_EN, 0, ~(1 << 1));
277
278 #ifdef __BIG_ENDIAN
279 /* swap (8 in 32) RB and IB */
280 lmi_swap_cntl = 0xa;
281 mp_swap_cntl = 0;
282 #endif
283 WREG32(mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl);
284 WREG32(mmUVD_MP_SWAP_CNTL, mp_swap_cntl);
285 /* initialize UVD memory controller */
286 WREG32(mmUVD_LMI_CTRL, 0x203108);
287
288 tmp = RREG32(mmUVD_MPC_CNTL);
289 WREG32(mmUVD_MPC_CNTL, tmp | 0x10);
290
291 WREG32(mmUVD_MPC_SET_MUXA0, 0x40c2040);
292 WREG32(mmUVD_MPC_SET_MUXA1, 0x0);
293 WREG32(mmUVD_MPC_SET_MUXB0, 0x40c2040);
294 WREG32(mmUVD_MPC_SET_MUXB1, 0x0);
295 WREG32(mmUVD_MPC_SET_ALU, 0);
296 WREG32(mmUVD_MPC_SET_MUX, 0x88);
297
298 uvd_v4_2_mc_resume(adev);
299
300 tmp = RREG32_UVD_CTX(ixUVD_LMI_CACHE_CTRL);
301 WREG32_UVD_CTX(ixUVD_LMI_CACHE_CTRL, tmp & (~0x10));
302
303 /* enable UMC */
304 WREG32_P(mmUVD_LMI_CTRL2, 0, ~(1 << 8));
305
306 WREG32_P(mmUVD_SOFT_RESET, 0, ~UVD_SOFT_RESET__LMI_SOFT_RESET_MASK);
307
308 WREG32_P(mmUVD_SOFT_RESET, 0, ~UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);
309
310 WREG32_P(mmUVD_SOFT_RESET, 0, ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
311
312 mdelay(10);
313
314 for (i = 0; i < 10; ++i) {
315 uint32_t status;
316 for (j = 0; j < 100; ++j) {
317 status = RREG32(mmUVD_STATUS);
318 if (status & 2)
319 break;
320 mdelay(10);
321 }
322 r = 0;
323 if (status & 2)
324 break;
325
326 DRM_ERROR("UVD not responding, trying to reset the VCPU!!!\n");
327 WREG32_P(mmUVD_SOFT_RESET, UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,
328 ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
329 mdelay(10);
330 WREG32_P(mmUVD_SOFT_RESET, 0, ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);
331 mdelay(10);
332 r = -1;
333 }
334
335 if (r) {
336 DRM_ERROR("UVD not responding, giving up!!!\n");
337 return r;
338 }
339
340 /* enable interupt */
341 WREG32_P(mmUVD_MASTINT_EN, 3<<1, ~(3 << 1));
342
343 WREG32_P(mmUVD_STATUS, 0, ~(1<<2));
344
345 /* force RBC into idle state */
346 WREG32(mmUVD_RBC_RB_CNTL, 0x11010101);
347
348 /* Set the write pointer delay */
349 WREG32(mmUVD_RBC_RB_WPTR_CNTL, 0);
350
351 /* program the 4GB memory segment for rptr and ring buffer */
352 WREG32(mmUVD_LMI_EXT40_ADDR, upper_32_bits(ring->gpu_addr) |
353 (0x7 << 16) | (0x1 << 31));
354
355 /* Initialize the ring buffer's read and write pointers */
356 WREG32(mmUVD_RBC_RB_RPTR, 0x0);
357
358 ring->wptr = RREG32(mmUVD_RBC_RB_RPTR);
359 WREG32(mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));
360
361 /* set the ring address */
362 WREG32(mmUVD_RBC_RB_BASE, ring->gpu_addr);
363
364 /* Set ring buffer size */
365 rb_bufsz = order_base_2(ring->ring_size);
366 rb_bufsz = (0x1 << 8) | rb_bufsz;
367 WREG32_P(mmUVD_RBC_RB_CNTL, rb_bufsz, ~0x11f1f);
368
369 return 0;
370 }
371
372 /**
373 * uvd_v4_2_stop - stop UVD block
374 *
375 * @adev: amdgpu_device pointer
376 *
377 * stop the UVD block
378 */
uvd_v4_2_stop(struct amdgpu_device * adev)379 static void uvd_v4_2_stop(struct amdgpu_device *adev)
380 {
381 uint32_t i, j;
382 uint32_t status;
383
384 WREG32(mmUVD_RBC_RB_CNTL, 0x11010101);
385
386 for (i = 0; i < 10; ++i) {
387 for (j = 0; j < 100; ++j) {
388 status = RREG32(mmUVD_STATUS);
389 if (status & 2)
390 break;
391 mdelay(1);
392 }
393 if (status & 2)
394 break;
395 }
396
397 for (i = 0; i < 10; ++i) {
398 for (j = 0; j < 100; ++j) {
399 status = RREG32(mmUVD_LMI_STATUS);
400 if (status & 0xf)
401 break;
402 mdelay(1);
403 }
404 if (status & 0xf)
405 break;
406 }
407
408 /* Stall UMC and register bus before resetting VCPU */
409 WREG32_P(mmUVD_LMI_CTRL2, 1 << 8, ~(1 << 8));
410
411 for (i = 0; i < 10; ++i) {
412 for (j = 0; j < 100; ++j) {
413 status = RREG32(mmUVD_LMI_STATUS);
414 if (status & 0x240)
415 break;
416 mdelay(1);
417 }
418 if (status & 0x240)
419 break;
420 }
421
422 WREG32_P(0x3D49, 0, ~(1 << 2));
423
424 WREG32_P(mmUVD_VCPU_CNTL, 0, ~(1 << 9));
425
426 /* put LMI, VCPU, RBC etc... into reset */
427 WREG32(mmUVD_SOFT_RESET, UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |
428 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |
429 UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);
430
431 WREG32(mmUVD_STATUS, 0);
432
433 uvd_v4_2_set_dcm(adev, false);
434 }
435
436 /**
437 * uvd_v4_2_ring_emit_fence - emit an fence & trap command
438 *
439 * @ring: amdgpu_ring pointer
440 * @fence: fence to emit
441 *
442 * Write a fence and a trap command to the ring.
443 */
uvd_v4_2_ring_emit_fence(struct amdgpu_ring * ring,u64 addr,u64 seq,unsigned flags)444 static void uvd_v4_2_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
445 unsigned flags)
446 {
447 WARN_ON(flags & AMDGPU_FENCE_FLAG_64BIT);
448
449 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0));
450 amdgpu_ring_write(ring, seq);
451 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_DATA0, 0));
452 amdgpu_ring_write(ring, addr & 0xffffffff);
453 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_DATA1, 0));
454 amdgpu_ring_write(ring, upper_32_bits(addr) & 0xff);
455 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_CMD, 0));
456 amdgpu_ring_write(ring, 0);
457
458 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_DATA0, 0));
459 amdgpu_ring_write(ring, 0);
460 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_DATA1, 0));
461 amdgpu_ring_write(ring, 0);
462 amdgpu_ring_write(ring, PACKET0(mmUVD_GPCOM_VCPU_CMD, 0));
463 amdgpu_ring_write(ring, 2);
464 }
465
466 /**
467 * uvd_v4_2_ring_test_ring - register write test
468 *
469 * @ring: amdgpu_ring pointer
470 *
471 * Test if we can successfully write to the context register
472 */
uvd_v4_2_ring_test_ring(struct amdgpu_ring * ring)473 static int uvd_v4_2_ring_test_ring(struct amdgpu_ring *ring)
474 {
475 struct amdgpu_device *adev = ring->adev;
476 uint32_t tmp = 0;
477 unsigned i;
478 int r;
479
480 WREG32(mmUVD_CONTEXT_ID, 0xCAFEDEAD);
481 r = amdgpu_ring_alloc(ring, 3);
482 if (r)
483 return r;
484
485 amdgpu_ring_write(ring, PACKET0(mmUVD_CONTEXT_ID, 0));
486 amdgpu_ring_write(ring, 0xDEADBEEF);
487 amdgpu_ring_commit(ring);
488 for (i = 0; i < adev->usec_timeout; i++) {
489 tmp = RREG32(mmUVD_CONTEXT_ID);
490 if (tmp == 0xDEADBEEF)
491 break;
492 udelay(1);
493 }
494
495 if (i >= adev->usec_timeout)
496 r = -ETIMEDOUT;
497
498 return r;
499 }
500
501 /**
502 * uvd_v4_2_ring_emit_ib - execute indirect buffer
503 *
504 * @ring: amdgpu_ring pointer
505 * @ib: indirect buffer to execute
506 *
507 * Write ring commands to execute the indirect buffer
508 */
uvd_v4_2_ring_emit_ib(struct amdgpu_ring * ring,struct amdgpu_job * job,struct amdgpu_ib * ib,uint32_t flags)509 static void uvd_v4_2_ring_emit_ib(struct amdgpu_ring *ring,
510 struct amdgpu_job *job,
511 struct amdgpu_ib *ib,
512 uint32_t flags)
513 {
514 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_BASE, 0));
515 amdgpu_ring_write(ring, ib->gpu_addr);
516 amdgpu_ring_write(ring, PACKET0(mmUVD_RBC_IB_SIZE, 0));
517 amdgpu_ring_write(ring, ib->length_dw);
518 }
519
uvd_v4_2_ring_insert_nop(struct amdgpu_ring * ring,uint32_t count)520 static void uvd_v4_2_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)
521 {
522 int i;
523
524 WARN_ON(ring->wptr % 2 || count % 2);
525
526 for (i = 0; i < count / 2; i++) {
527 amdgpu_ring_write(ring, PACKET0(mmUVD_NO_OP, 0));
528 amdgpu_ring_write(ring, 0);
529 }
530 }
531
532 /**
533 * uvd_v4_2_mc_resume - memory controller programming
534 *
535 * @adev: amdgpu_device pointer
536 *
537 * Let the UVD memory controller know it's offsets
538 */
uvd_v4_2_mc_resume(struct amdgpu_device * adev)539 static void uvd_v4_2_mc_resume(struct amdgpu_device *adev)
540 {
541 uint64_t addr;
542 uint32_t size;
543
544 /* program the VCPU memory controller bits 0-27 */
545 addr = (adev->uvd.inst->gpu_addr + AMDGPU_UVD_FIRMWARE_OFFSET) >> 3;
546 size = AMDGPU_UVD_FIRMWARE_SIZE(adev) >> 3;
547 WREG32(mmUVD_VCPU_CACHE_OFFSET0, addr);
548 WREG32(mmUVD_VCPU_CACHE_SIZE0, size);
549
550 addr += size;
551 size = AMDGPU_UVD_HEAP_SIZE >> 3;
552 WREG32(mmUVD_VCPU_CACHE_OFFSET1, addr);
553 WREG32(mmUVD_VCPU_CACHE_SIZE1, size);
554
555 addr += size;
556 size = (AMDGPU_UVD_STACK_SIZE +
557 (AMDGPU_UVD_SESSION_SIZE * adev->uvd.max_handles)) >> 3;
558 WREG32(mmUVD_VCPU_CACHE_OFFSET2, addr);
559 WREG32(mmUVD_VCPU_CACHE_SIZE2, size);
560
561 /* bits 28-31 */
562 addr = (adev->uvd.inst->gpu_addr >> 28) & 0xF;
563 WREG32(mmUVD_LMI_ADDR_EXT, (addr << 12) | (addr << 0));
564
565 /* bits 32-39 */
566 addr = (adev->uvd.inst->gpu_addr >> 32) & 0xFF;
567 WREG32(mmUVD_LMI_EXT40_ADDR, addr | (0x9 << 16) | (0x1 << 31));
568
569 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config);
570 WREG32(mmUVD_UDEC_DB_ADDR_CONFIG, adev->gfx.config.gb_addr_config);
571 WREG32(mmUVD_UDEC_DBW_ADDR_CONFIG, adev->gfx.config.gb_addr_config);
572 }
573
uvd_v4_2_enable_mgcg(struct amdgpu_device * adev,bool enable)574 static void uvd_v4_2_enable_mgcg(struct amdgpu_device *adev,
575 bool enable)
576 {
577 u32 orig, data;
578
579 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_UVD_MGCG)) {
580 data = RREG32_UVD_CTX(ixUVD_CGC_MEM_CTRL);
581 data |= 0xfff;
582 WREG32_UVD_CTX(ixUVD_CGC_MEM_CTRL, data);
583
584 orig = data = RREG32(mmUVD_CGC_CTRL);
585 data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;
586 if (orig != data)
587 WREG32(mmUVD_CGC_CTRL, data);
588 } else {
589 data = RREG32_UVD_CTX(ixUVD_CGC_MEM_CTRL);
590 data &= ~0xfff;
591 WREG32_UVD_CTX(ixUVD_CGC_MEM_CTRL, data);
592
593 orig = data = RREG32(mmUVD_CGC_CTRL);
594 data &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;
595 if (orig != data)
596 WREG32(mmUVD_CGC_CTRL, data);
597 }
598 }
599
uvd_v4_2_set_dcm(struct amdgpu_device * adev,bool sw_mode)600 static void uvd_v4_2_set_dcm(struct amdgpu_device *adev,
601 bool sw_mode)
602 {
603 u32 tmp, tmp2;
604
605 WREG32_FIELD(UVD_CGC_GATE, REGS, 0);
606
607 tmp = RREG32(mmUVD_CGC_CTRL);
608 tmp &= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK | UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK);
609 tmp |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |
610 (1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT) |
611 (4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT);
612
613 if (sw_mode) {
614 tmp &= ~0x7ffff800;
615 tmp2 = UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK |
616 UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK |
617 (7 << UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT);
618 } else {
619 tmp |= 0x7ffff800;
620 tmp2 = 0;
621 }
622
623 WREG32(mmUVD_CGC_CTRL, tmp);
624 WREG32_UVD_CTX(ixUVD_CGC_CTRL2, tmp2);
625 }
626
uvd_v4_2_is_idle(void * handle)627 static bool uvd_v4_2_is_idle(void *handle)
628 {
629 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
630
631 return !(RREG32(mmSRBM_STATUS) & SRBM_STATUS__UVD_BUSY_MASK);
632 }
633
uvd_v4_2_wait_for_idle(void * handle)634 static int uvd_v4_2_wait_for_idle(void *handle)
635 {
636 unsigned i;
637 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
638
639 for (i = 0; i < adev->usec_timeout; i++) {
640 if (!(RREG32(mmSRBM_STATUS) & SRBM_STATUS__UVD_BUSY_MASK))
641 return 0;
642 }
643 return -ETIMEDOUT;
644 }
645
uvd_v4_2_soft_reset(void * handle)646 static int uvd_v4_2_soft_reset(void *handle)
647 {
648 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
649
650 uvd_v4_2_stop(adev);
651
652 WREG32_P(mmSRBM_SOFT_RESET, SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK,
653 ~SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK);
654 mdelay(5);
655
656 return uvd_v4_2_start(adev);
657 }
658
uvd_v4_2_set_interrupt_state(struct amdgpu_device * adev,struct amdgpu_irq_src * source,unsigned type,enum amdgpu_interrupt_state state)659 static int uvd_v4_2_set_interrupt_state(struct amdgpu_device *adev,
660 struct amdgpu_irq_src *source,
661 unsigned type,
662 enum amdgpu_interrupt_state state)
663 {
664 // TODO
665 return 0;
666 }
667
uvd_v4_2_process_interrupt(struct amdgpu_device * adev,struct amdgpu_irq_src * source,struct amdgpu_iv_entry * entry)668 static int uvd_v4_2_process_interrupt(struct amdgpu_device *adev,
669 struct amdgpu_irq_src *source,
670 struct amdgpu_iv_entry *entry)
671 {
672 DRM_DEBUG("IH: UVD TRAP\n");
673 amdgpu_fence_process(&adev->uvd.inst->ring);
674 return 0;
675 }
676
uvd_v4_2_set_clockgating_state(void * handle,enum amd_clockgating_state state)677 static int uvd_v4_2_set_clockgating_state(void *handle,
678 enum amd_clockgating_state state)
679 {
680 return 0;
681 }
682
uvd_v4_2_set_powergating_state(void * handle,enum amd_powergating_state state)683 static int uvd_v4_2_set_powergating_state(void *handle,
684 enum amd_powergating_state state)
685 {
686 /* This doesn't actually powergate the UVD block.
687 * That's done in the dpm code via the SMC. This
688 * just re-inits the block as necessary. The actual
689 * gating still happens in the dpm code. We should
690 * revisit this when there is a cleaner line between
691 * the smc and the hw blocks
692 */
693 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
694
695 if (state == AMD_PG_STATE_GATE) {
696 uvd_v4_2_stop(adev);
697 if (adev->pg_flags & AMD_PG_SUPPORT_UVD && !adev->pm.dpm_enabled) {
698 if (!(RREG32_SMC(ixCURRENT_PG_STATUS) &
699 CURRENT_PG_STATUS__UVD_PG_STATUS_MASK)) {
700 WREG32(mmUVD_PGFSM_CONFIG, (UVD_PGFSM_CONFIG__UVD_PGFSM_FSM_ADDR_MASK |
701 UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_DOWN_MASK |
702 UVD_PGFSM_CONFIG__UVD_PGFSM_P1_SELECT_MASK));
703 mdelay(20);
704 }
705 }
706 return 0;
707 } else {
708 if (adev->pg_flags & AMD_PG_SUPPORT_UVD && !adev->pm.dpm_enabled) {
709 if (RREG32_SMC(ixCURRENT_PG_STATUS) &
710 CURRENT_PG_STATUS__UVD_PG_STATUS_MASK) {
711 WREG32(mmUVD_PGFSM_CONFIG, (UVD_PGFSM_CONFIG__UVD_PGFSM_FSM_ADDR_MASK |
712 UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_UP_MASK |
713 UVD_PGFSM_CONFIG__UVD_PGFSM_P1_SELECT_MASK));
714 mdelay(30);
715 }
716 }
717 return uvd_v4_2_start(adev);
718 }
719 }
720
721 static const struct amd_ip_funcs uvd_v4_2_ip_funcs = {
722 .name = "uvd_v4_2",
723 .early_init = uvd_v4_2_early_init,
724 .late_init = NULL,
725 .sw_init = uvd_v4_2_sw_init,
726 .sw_fini = uvd_v4_2_sw_fini,
727 .hw_init = uvd_v4_2_hw_init,
728 .hw_fini = uvd_v4_2_hw_fini,
729 .suspend = uvd_v4_2_suspend,
730 .resume = uvd_v4_2_resume,
731 .is_idle = uvd_v4_2_is_idle,
732 .wait_for_idle = uvd_v4_2_wait_for_idle,
733 .soft_reset = uvd_v4_2_soft_reset,
734 .set_clockgating_state = uvd_v4_2_set_clockgating_state,
735 .set_powergating_state = uvd_v4_2_set_powergating_state,
736 };
737
738 static const struct amdgpu_ring_funcs uvd_v4_2_ring_funcs = {
739 .type = AMDGPU_RING_TYPE_UVD,
740 .align_mask = 0xf,
741 .support_64bit_ptrs = false,
742 .no_user_fence = true,
743 .get_rptr = uvd_v4_2_ring_get_rptr,
744 .get_wptr = uvd_v4_2_ring_get_wptr,
745 .set_wptr = uvd_v4_2_ring_set_wptr,
746 .parse_cs = amdgpu_uvd_ring_parse_cs,
747 .emit_frame_size =
748 14, /* uvd_v4_2_ring_emit_fence x1 no user fence */
749 .emit_ib_size = 4, /* uvd_v4_2_ring_emit_ib */
750 .emit_ib = uvd_v4_2_ring_emit_ib,
751 .emit_fence = uvd_v4_2_ring_emit_fence,
752 .test_ring = uvd_v4_2_ring_test_ring,
753 .test_ib = amdgpu_uvd_ring_test_ib,
754 .insert_nop = uvd_v4_2_ring_insert_nop,
755 .pad_ib = amdgpu_ring_generic_pad_ib,
756 .begin_use = amdgpu_uvd_ring_begin_use,
757 .end_use = amdgpu_uvd_ring_end_use,
758 };
759
uvd_v4_2_set_ring_funcs(struct amdgpu_device * adev)760 static void uvd_v4_2_set_ring_funcs(struct amdgpu_device *adev)
761 {
762 adev->uvd.inst->ring.funcs = &uvd_v4_2_ring_funcs;
763 }
764
765 static const struct amdgpu_irq_src_funcs uvd_v4_2_irq_funcs = {
766 .set = uvd_v4_2_set_interrupt_state,
767 .process = uvd_v4_2_process_interrupt,
768 };
769
uvd_v4_2_set_irq_funcs(struct amdgpu_device * adev)770 static void uvd_v4_2_set_irq_funcs(struct amdgpu_device *adev)
771 {
772 adev->uvd.inst->irq.num_types = 1;
773 adev->uvd.inst->irq.funcs = &uvd_v4_2_irq_funcs;
774 }
775
776 const struct amdgpu_ip_block_version uvd_v4_2_ip_block =
777 {
778 .type = AMD_IP_BLOCK_TYPE_UVD,
779 .major = 4,
780 .minor = 2,
781 .rev = 0,
782 .funcs = &uvd_v4_2_ip_funcs,
783 };
784