Home
last modified time | relevance | path

Searched defs:v (Results 1 – 25 of 1071) sorted by relevance

12345678910>>...43

/drivers/staging/media/hantro/
Drk3399_vpu_hw_mpeg2_dec.c23 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument
25 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument
26 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument
27 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument
28 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument
30 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument
31 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument
33 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument
34 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument
35 #define VDPU_REG_STARTMB_Y(v) (((v) << 0) & GENMASK(7, 0)) argument
[all …]
Dhantro_g1_mpeg2_dec.c23 #define G1_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument
25 #define G1_REG_DEC_AXI_RD_ID(v) (((v) << 24) & GENMASK(31, 24)) argument
26 #define G1_REG_DEC_TIMEOUT_E(v) ((v) ? BIT(23) : 0) argument
27 #define G1_REG_DEC_STRSWAP32_E(v) ((v) ? BIT(22) : 0) argument
28 #define G1_REG_DEC_STRENDIAN_E(v) ((v) ? BIT(21) : 0) argument
29 #define G1_REG_DEC_INSWAP32_E(v) ((v) ? BIT(20) : 0) argument
30 #define G1_REG_DEC_OUTSWAP32_E(v) ((v) ? BIT(19) : 0) argument
31 #define G1_REG_DEC_DATA_DISC_E(v) ((v) ? BIT(18) : 0) argument
32 #define G1_REG_DEC_LATENCY(v) (((v) << 11) & GENMASK(16, 11)) argument
33 #define G1_REG_DEC_CLK_GATE_E(v) ((v) ? BIT(10) : 0) argument
[all …]
/drivers/media/platform/
Dimx-pxp.h19 #define BF_PXP_CTRL_SFTRST(v) \ argument
22 #define BF_PXP_CTRL_CLKGATE(v) \ argument
25 #define BF_PXP_CTRL_RSVD4(v) \ argument
28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument
31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument
34 #define BF_PXP_CTRL_ENABLE_ROTATE0(v) \ argument
37 #define BF_PXP_CTRL_ENABLE_LUT(v) \ argument
40 #define BF_PXP_CTRL_ENABLE_CSC2(v) \ argument
43 #define BF_PXP_CTRL_BLOCK_SIZE(v) \ argument
48 #define BF_PXP_CTRL_RSVD1(v) \ argument
[all …]
/drivers/gpu/host1x/hw/
Dhw_host1x07_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
Dhw_host1x01_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
Dhw_host1x05_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
Dhw_host1x04_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
Dhw_host1x06_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
Dhw_host1x02_uclass.h48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f()
52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument
54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f()
58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument
66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f()
70 #define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \ argument
72 static inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v) in host1x_uclass_wait_syncpt_thresh_f()
76 #define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \ argument
84 static inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v) in host1x_uclass_wait_syncpt_base_indx_f()
88 #define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \ argument
[all …]
/drivers/iio/adc/
Dstm32-dfsdm.h48 #define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v) argument
50 #define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v) argument
52 #define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v) argument
54 #define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v) argument
56 #define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v) argument
58 #define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v) argument
60 #define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v) argument
62 #define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v) argument
64 #define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v) argument
66 #define DFSDM_CHCFGR1_CKOUTSRC(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTSRC_MASK, v) argument
[all …]
/drivers/iommu/
Dmsm_iommu_hw-8xxx.h20 #define SET_GLOBAL_REG_N(b, n, r, v) SET_GLOBAL_REG(b, ((r) + (n << 2)), (v)) argument
28 #define SET_GLOBAL_FIELD(b, r, F, v) \ argument
30 #define SET_CONTEXT_FIELD(b, c, r, F, v) \ argument
35 #define SET_FIELD(addr, mask, shift, v) \ argument
84 #define SET_M2VCBR_N(b, N, v) SET_GLOBAL_REG_N(M2VCBR_N, N, (b), (v)) argument
85 #define SET_CBACR_N(b, N, v) SET_GLOBAL_REG_N(CBACR_N, N, (b), (v)) argument
86 #define SET_TLBRSW(b, v) SET_GLOBAL_REG(TLBRSW, (b), (v)) argument
87 #define SET_TLBTR0(b, v) SET_GLOBAL_REG(TLBTR0, (b), (v)) argument
88 #define SET_TLBTR1(b, v) SET_GLOBAL_REG(TLBTR1, (b), (v)) argument
89 #define SET_TLBTR2(b, v) SET_GLOBAL_REG(TLBTR2, (b), (v)) argument
[all …]
/drivers/vhost/
Dvdpa.c61 struct vhost_vdpa *v = container_of(vq->dev, struct vhost_vdpa, vdev); in handle_vq_kick() local
80 struct vhost_vdpa *v = private; in vhost_vdpa_config_cb() local
89 static void vhost_vdpa_setup_vq_irq(struct vhost_vdpa *v, u16 qid) in vhost_vdpa_setup_vq_irq()
115 static void vhost_vdpa_unsetup_vq_irq(struct vhost_vdpa *v, u16 qid) in vhost_vdpa_unsetup_vq_irq()
122 static void vhost_vdpa_reset(struct vhost_vdpa *v) in vhost_vdpa_reset()
130 static long vhost_vdpa_get_device_id(struct vhost_vdpa *v, u8 __user *argp) in vhost_vdpa_get_device_id()
144 static long vhost_vdpa_get_status(struct vhost_vdpa *v, u8 __user *statusp) in vhost_vdpa_get_status()
158 static long vhost_vdpa_set_status(struct vhost_vdpa *v, u8 __user *statusp) in vhost_vdpa_set_status()
191 static int vhost_vdpa_config_validate(struct vhost_vdpa *v, in vhost_vdpa_config_validate()
211 static long vhost_vdpa_get_config(struct vhost_vdpa *v, in vhost_vdpa_get_config()
[all …]
/drivers/gpu/drm/exynos/
Dregs-scaler.h206 #define SCALER_SRC_CFG_SET_BYTE_SWAP(v) SCALER_SET(v, 6, 5) argument
208 #define SCALER_SRC_CFG_SET_COLOR_FORMAT(v) SCALER_SET(v, 4, 0) argument
232 #define SCALER_SRC_SPAN_SET_C_SPAN(v) SCALER_SET(v, 29, 16) argument
234 #define SCALER_SRC_SPAN_SET_Y_SPAN(v) SCALER_SET(v, 13, 0) argument
238 #define SCALER_SRC_Y_POS_SET_YH_POS(v) SCALER_SET(v, 31, 16) argument
240 #define SCALER_SRC_Y_POS_SET_YV_POS(v) SCALER_SET(v, 15, 0) argument
244 #define SCALER_SRC_WH_SET_WIDTH(v) SCALER_SET(v, 29, 16) argument
246 #define SCALER_SRC_WH_SET_HEIGHT(v) SCALER_SET(v, 13, 0) argument
250 #define SCALER_SRC_C_POS_SET_CH_POS(v) SCALER_SET(v, 31, 16) argument
252 #define SCALER_SRC_C_POS_SET_CV_POS(v) SCALER_SET(v, 15, 0) argument
[all …]
/drivers/md/
Ddm-verity-target.c46 struct dm_verity *v; member
80 static sector_t verity_map_sector(struct dm_verity *v, sector_t bi_sector) in verity_map_sector()
91 static sector_t verity_position_at_level(struct dm_verity *v, sector_t block, in verity_position_at_level()
97 static int verity_hash_update(struct dm_verity *v, struct ahash_request *req, in verity_hash_update()
128 static int verity_hash_init(struct dm_verity *v, struct ahash_request *req, in verity_hash_init()
152 static int verity_hash_final(struct dm_verity *v, struct ahash_request *req, in verity_hash_final()
172 int verity_hash(struct dm_verity *v, struct ahash_request *req, in verity_hash()
192 static void verity_hash_at_level(struct dm_verity *v, sector_t block, int level, in verity_hash_at_level()
213 static int verity_handle_err(struct dm_verity *v, enum verity_block_type type, in verity_handle_err()
275 static int verity_verify_level(struct dm_verity *v, struct dm_verity_io *io, in verity_verify_level()
[all …]
Ddm-verity-fec.c16 bool verity_fec_is_enabled(struct dm_verity *v) in verity_fec_is_enabled()
34 static inline u64 fec_interleave(struct dm_verity *v, u64 offset) in fec_interleave()
45 static int fec_decode_rs8(struct dm_verity *v, struct dm_verity_fec_io *fio, in fec_decode_rs8()
62 static u8 *fec_read_parity(struct dm_verity *v, u64 rsb, int index, in fec_read_parity()
104 static inline u8 *fec_buffer_rs_block(struct dm_verity *v, in fec_buffer_rs_block()
124 static int fec_decode_bufs(struct dm_verity *v, struct dm_verity_fec_io *fio, in fec_decode_bufs()
184 static int fec_is_erasure(struct dm_verity *v, struct dm_verity_io *io, in fec_is_erasure()
200 static int fec_read_bufs(struct dm_verity *v, struct dm_verity_io *io, in fec_read_bufs()
306 static int fec_alloc_bufs(struct dm_verity *v, struct dm_verity_fec_io *fio) in fec_alloc_bufs()
346 static void fec_init_bufs(struct dm_verity *v, struct dm_verity_fec_io *fio) in fec_init_bufs()
[all …]
/drivers/staging/media/sunxi/cedrus/
Dcedrus_regs.h13 #define SHIFT_AND_MASK_BITS(v, h, l) \ argument
104 #define VE_DEC_MPEG_MP12HDR_TOP_FIELD_FIRST(v) \ argument
106 #define VE_DEC_MPEG_MP12HDR_FRAME_PRED_FRAME_DCT(v) \ argument
108 #define VE_DEC_MPEG_MP12HDR_CONCEALMENT_MOTION_VECTORS(v) \ argument
110 #define VE_DEC_MPEG_MP12HDR_Q_SCALE_TYPE(v) \ argument
112 #define VE_DEC_MPEG_MP12HDR_INTRA_VLC_FORMAT(v) \ argument
114 #define VE_DEC_MPEG_MP12HDR_ALTERNATE_SCAN(v) \ argument
116 #define VE_DEC_MPEG_MP12HDR_FULL_PEL_FORWARD_VECTOR(v) \ argument
118 #define VE_DEC_MPEG_MP12HDR_FULL_PEL_BACKWARD_VECTOR(v) \ argument
250 #define VE_DEC_MPEG_IQMINPUT_WEIGHT(i, v) \ argument
[all …]
/drivers/net/ethernet/altera/
Daltera_msgdmahw.h105 #define MSGDMA_CSR_STAT_BUSY_GET(v) GET_BIT_VALUE(v, 0) argument
106 #define MSGDMA_CSR_STAT_DESC_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 1) argument
107 #define MSGDMA_CSR_STAT_DESC_BUF_FULL_GET(v) GET_BIT_VALUE(v, 2) argument
108 #define MSGDMA_CSR_STAT_RESP_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 3) argument
109 #define MSGDMA_CSR_STAT_RESP_BUF_FULL_GET(v) GET_BIT_VALUE(v, 4) argument
110 #define MSGDMA_CSR_STAT_STOPPED_GET(v) GET_BIT_VALUE(v, 5) argument
111 #define MSGDMA_CSR_STAT_RESETTING_GET(v) GET_BIT_VALUE(v, 6) argument
112 #define MSGDMA_CSR_STAT_STOPPED_ON_ERR_GET(v) GET_BIT_VALUE(v, 7) argument
113 #define MSGDMA_CSR_STAT_STOPPED_ON_EARLY_GET(v) GET_BIT_VALUE(v, 8) argument
114 #define MSGDMA_CSR_STAT_IRQ_GET(v) GET_BIT_VALUE(v, 9) argument
[all …]
/drivers/mtd/nand/raw/gpmi-nand/
Dgpmi-regs.h18 #define BF_GPMI_CTRL0_COMMAND_MODE(v) \ argument
37 #define BF_GPMI_CTRL0_LOCK_CS(v, x) 0x0 argument
43 #define BF_GPMI_CTRL0_CS(v, x) (((v) << BP_GPMI_CTRL0_CS) & \ argument
50 #define BF_GPMI_CTRL0_ADDRESS(v) \ argument
62 #define BF_GPMI_CTRL0_XFER_COUNT(v) \ argument
74 #define BF_GPMI_ECCCTRL_ECC_CMD(v) \ argument
85 #define BF_GPMI_ECCCTRL_BUFFER_MASK(v) \ argument
103 #define BF_GPMI_CTRL1_WRN_DLY_SEL(v) \ argument
120 #define BF_GPMI_CTRL1_RDN_DELAY(v) \ argument
146 #define BF_GPMI_TIMING0_ADDRESS_SETUP(v) \ argument
[all …]
Dbch-regs.h30 #define BF_BCH_FLASH0LAYOUT0_NBLOCKS(v) \ argument
35 #define BF_BCH_FLASH0LAYOUT0_META_SIZE(v) \ argument
43 #define BF_BCH_FLASH0LAYOUT0_ECC0(v, x) \ argument
54 #define BF_BCH_FLASH0LAYOUT0_GF(v, x) \ argument
66 #define BF_BCH_FLASH0LAYOUT0_DATA0_SIZE(v, x) \ argument
77 #define BF_BCH_FLASH0LAYOUT1_PAGE_SIZE(v) \ argument
85 #define BF_BCH_FLASH0LAYOUT1_ECCN(v, x) \ argument
96 #define BF_BCH_FLASH0LAYOUT1_GF(v, x) \ argument
108 #define BF_BCH_FLASH0LAYOUT1_DATAN_SIZE(v, x) \ argument
/drivers/media/platform/sunxi/sun8i-di/
Dsun8i-di.h43 #define DEINTERLACE_FIELD_CTRL_FIELD_CNT(v) ((v) & 0xff) argument
55 #define DEINTERLACE_IN_FMT_PS(v) ((v) & 3) argument
56 #define DEINTERLACE_IN_FMT_FMT(v) (((v) & 7) << 4) argument
57 #define DEINTERLACE_IN_FMT_MOD(v) (((v) & 7) << 8) argument
64 #define DEINTERLACE_OUT_FMT_FMT(v) ((v) & 0xf) argument
65 #define DEINTERLACE_OUT_FMT_PS(v) (((v) & 3) << 5) argument
90 #define DEINTERLACE_DIAG_INTP_TH0(v) ((v) & 0x7f) argument
92 #define DEINTERLACE_DIAG_INTP_TH1(v) (((v) & 0x7f) << 8) argument
94 #define DEINTERLACE_DIAG_INTP_TH3(v) (((v) & 0xff) << 24) argument
98 #define DEINTERLACE_TEMP_DIFF_SAD_CENTRAL_TH(v) ((v) & 0x7f) argument
[all …]
/drivers/gpu/drm/bridge/
Dtc358764.c49 #define VP_CTRL_MSF(v) FLD_VAL(v, 0, 0) /* Magic square in RGB666 */ argument
50 #define VP_CTRL_VTGEN(v) FLD_VAL(v, 4, 4) /* Use chip clock for timing */ argument
51 #define VP_CTRL_EVTMODE(v) FLD_VAL(v, 5, 5) /* Event mode */ argument
52 #define VP_CTRL_RGB888(v) FLD_VAL(v, 8, 8) /* RGB888 mode */ argument
53 #define VP_CTRL_VSDELAY(v) FLD_VAL(v, 31, 20) /* VSYNC delay */ argument
58 #define VP_HTIM1_HBP(v) FLD_VAL(v, 24, 16) argument
59 #define VP_HTIM1_HSYNC(v) FLD_VAL(v, 8, 0) argument
61 #define VP_HTIM2_HFP(v) FLD_VAL(v, 24, 16) argument
62 #define VP_HTIM2_HACT(v) FLD_VAL(v, 10, 0) argument
64 #define VP_VTIM1_VBP(v) FLD_VAL(v, 23, 16) argument
[all …]
/drivers/media/common/v4l2-tpg/
Dv4l2-tpg-colors.c1165 static double transfer_srgb_to_rgb(double v) in transfer_srgb_to_rgb()
1172 static double transfer_rgb_to_srgb(double v) in transfer_rgb_to_srgb()
1181 static double transfer_rgb_to_smpte240m(double v) in transfer_rgb_to_smpte240m()
1186 static double transfer_rgb_to_rec709(double v) in transfer_rgb_to_rec709()
1193 static double transfer_rec709_to_rgb(double v) in transfer_rec709_to_rgb()
1198 static double transfer_rgb_to_oprgb(double v) in transfer_rgb_to_oprgb()
1203 static double transfer_rgb_to_dcip3(double v) in transfer_rgb_to_dcip3()
1208 static double transfer_rgb_to_smpte2084(double v) in transfer_rgb_to_smpte2084()
1226 static double transfer_srgb_to_rec709(double v) in transfer_srgb_to_rec709()
/drivers/net/wireless/intersil/hostap/
Dhostap_proc.c15 static int prism2_debug_proc_show(struct seq_file *m, void *v) in prism2_debug_proc_show()
48 static int prism2_stats_proc_show(struct seq_file *m, void *v) in prism2_stats_proc_show()
86 static int prism2_wds_proc_show(struct seq_file *m, void *v) in prism2_wds_proc_show()
105 static void *prism2_wds_proc_next(struct seq_file *m, void *v, loff_t *_pos) in prism2_wds_proc_next()
111 static void prism2_wds_proc_stop(struct seq_file *m, void *v) in prism2_wds_proc_stop()
124 static int prism2_bss_list_proc_show(struct seq_file *m, void *v) in prism2_bss_list_proc_show()
159 static void *prism2_bss_list_proc_next(struct seq_file *m, void *v, loff_t *_pos) in prism2_bss_list_proc_next()
165 static void prism2_bss_list_proc_stop(struct seq_file *m, void *v) in prism2_bss_list_proc_stop()
180 static int prism2_crypt_proc_show(struct seq_file *m, void *v) in prism2_crypt_proc_show()
272 static int prism2_scan_results_proc_show(struct seq_file *m, void *v) in prism2_scan_results_proc_show()
[all …]
/drivers/target/sbp/
Dsbp_target.h19 #define ORB_NOTIFY(v) (((v) >> 31) & 0x01) argument
20 #define ORB_REQUEST_FORMAT(v) (((v) >> 29) & 0x03) argument
22 #define MANAGEMENT_ORB_FUNCTION(v) (((v) >> 16) & 0x0f) argument
34 #define LOGIN_ORB_EXCLUSIVE(v) (((v) >> 28) & 0x01) argument
35 #define LOGIN_ORB_RESERVED(v) (((v) >> 24) & 0x0f) argument
36 #define LOGIN_ORB_RECONNECT(v) (((v) >> 20) & 0x0f) argument
37 #define LOGIN_ORB_LUN(v) (((v) >> 0) & 0xffff) argument
38 #define LOGIN_ORB_PASSWORD_LENGTH(v) (((v) >> 16) & 0xffff) argument
39 #define LOGIN_ORB_RESPONSE_LENGTH(v) (((v) >> 0) & 0xffff) argument
41 #define RECONNECT_ORB_LOGIN_ID(v) (((v) >> 0) & 0xffff) argument
[all …]
/drivers/gpu/ipu-v3/
Dipu-pre.c30 #define IPU_PRE_CTRL_HANDSHAKE_LINE_NUM(v) ((v & 0x3) << 9) argument
42 #define IPU_PRE_TPR_CTRL_TILE_FORMAT(v) ((v & 0xff) << 0) argument
51 #define IPU_PRE_PREF_ENG_CTRL_RD_NUM_BYTES(v) ((v & 0x7) << 1) argument
52 #define IPU_PRE_PREF_ENG_CTRL_INPUT_ACTIVE_BPP(v) ((v & 0x3) << 4) argument
53 #define IPU_PRE_PREF_ENG_CTRL_INPUT_PIXEL_FORMAT(v) ((v & 0x7) << 8) argument
60 #define IPU_PRE_PREFETCH_ENG_INPUT_SIZE_WIDTH(v) ((v & 0xffff) << 0) argument
61 #define IPU_PRE_PREFETCH_ENG_INPUT_SIZE_HEIGHT(v) ((v & 0xffff) << 16) argument
64 #define IPU_PRE_PREFETCH_ENG_PITCH_Y(v) ((v & 0xffff) << 0) argument
65 #define IPU_PRE_PREFETCH_ENG_PITCH_UV(v) ((v & 0xffff) << 16) argument
69 #define IPU_PRE_STORE_ENG_CTRL_WR_NUM_BYTES(v) ((v & 0x7) << 1) argument
[all …]

12345678910>>...43