Home
last modified time | relevance | path

Searched refs:CP_CPC_STATUS__MEC1_BUSY_MASK (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h1981 #define CP_CPC_STATUS__MEC1_BUSY_MASK 0x1 macro
Dgfx_8_0_sh_mask.h2515 #define CP_CPC_STATUS__MEC1_BUSY_MASK 0x1 macro
Dgfx_8_1_sh_mask.h3037 #define CP_CPC_STATUS__MEC1_BUSY_MASK 0x1 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h593 #define CP_CPC_STATUS__MEC1_BUSY_MASK … macro
Dgc_9_1_sh_mask.h492 #define CP_CPC_STATUS__MEC1_BUSY_MASK … macro
Dgc_9_2_1_sh_mask.h481 #define CP_CPC_STATUS__MEC1_BUSY_MASK … macro
Dgc_10_3_0_sh_mask.h6271 #define CP_CPC_STATUS__MEC1_BUSY_MASK … macro
Dgc_10_1_0_sh_mask.h6022 #define CP_CPC_STATUS__MEC1_BUSY_MASK … macro