Home
last modified time | relevance | path

Searched refs:CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h1861 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK 0x2 macro
Dgfx_8_1_sh_mask.h2383 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK 0x2 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h11196 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK … macro
Dgc_9_1_sh_mask.h12677 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK … macro
Dgc_9_2_1_sh_mask.h12475 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK … macro
Dgc_10_3_0_sh_mask.h16495 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK … macro
Dgc_10_1_0_sh_mask.h18159 #define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK … macro