Home
last modified time | relevance | path

Searched refs:CSR0_STRT (Results 1 – 6 of 6) sorted by relevance

/drivers/net/ethernet/amd/
Dsun3lance.c213 #define CSR0_STRT 0x0002 /* start (RS) */ macro
443 DREG = CSR0_IDON | CSR0_STRT | CSR0_INEA; in lance_open()
561 REGA( CSR0 ) = CSR0_INEA | CSR0_INIT | CSR0_STRT; in lance_start_xmit()
593 REGA( CSR0 ) = CSR0_INIT | CSR0_STRT; in lance_start_xmit()
637 REGA(CSR0) = CSR0_INEA | CSR0_TDMD | CSR0_STRT; in lance_start_xmit()
712 REGA(CSR0) = CSR0_STRT | CSR0_INEA; in lance_interrupt()
750 REGA(CSR0) = CSR0_STRT | CSR0_INEA; in lance_interrupt()
923 REGA( CSR0 ) = CSR0_IDON | CSR0_INEA | CSR0_STRT; in set_multicast_list()
Datarilance.c313 #define CSR0_STRT 0x0002 /* start (RS) */ macro
669 DREG = CSR0_STRT; in lance_open()
766 REGA( CSR0 ) = CSR0_INEA | CSR0_INIT | CSR0_STRT; in lance_tx_timeout()
873 DREG = csr0 & ~(CSR0_INIT | CSR0_STRT | CSR0_STOP | in lance_interrupt()
908 DREG = CSR0_STRT; in lance_interrupt()
946 DREG = CSR0_STRT; in lance_interrupt()
1108 REGA( CSR0 ) = CSR0_IDON | CSR0_INEA | CSR0_STRT; in set_multicast_list()
Dni65.h33 #define CSR0_STRT 0x0002 /* Start (RS) */ macro
Dam79c961a.h29 #define CSR0_STRT 0x0002 macro
Dni65.c761 writedatareg(CSR0_STRT | csr0); in ni65_stop_start()
783 writedatareg(CSR0_STRT | csr0); in ni65_stop_start()
858 writedatareg(CSR0_CLRALL | CSR0_INEA | CSR0_STRT); in ni65_lance_reinit()
Dam79c961a.c299 write_rreg (dev->base_addr, CSR0, CSR0_IENA|CSR0_STRT); in am79c961_init_for_open()