Home
last modified time | relevance | path

Searched refs:CUR_CONTROL (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_ipp.h36 SRI(CUR_CONTROL, DCP, id), \
69 IPP_SF(CUR_CONTROL, CURSOR_EN, mask_sh), \
70 IPP_SF(CUR_CONTROL, CURSOR_MODE, mask_sh), \
71 IPP_SF(CUR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \
72 IPP_SF(CUR_CONTROL, CUR_INV_TRANS_CLAMP, mask_sh), \
153 IPP_SF(CUR_CONTROL, CURSOR_EN, mask_sh), \
154 IPP_SF(CUR_CONTROL, CURSOR_MODE, mask_sh), \
155 IPP_SF(CUR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \
156 IPP_SF(CUR_CONTROL, CUR_INV_TRANS_CLAMP, mask_sh), \
240 uint32_t CUR_CONTROL; member
Ddce_ipp.c55 REG_UPDATE(CUR_CONTROL, CURSOR_EN, position->enable); in dce_ipp_cursor_set_position()
98 REG_UPDATE_3(CUR_CONTROL, in dce_ipp_cursor_set_attributes()
/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c2307 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0); in dce_v10_0_hide_cursor()
2323 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1); in dce_v10_0_show_cursor()
2324 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2); in dce_v10_0_show_cursor()
Ddce_v11_0.c2386 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0); in dce_v11_0_hide_cursor()
2402 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1); in dce_v11_0_show_cursor()
2403 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2); in dce_v11_0_show_cursor()