Home
last modified time | relevance | path

Searched refs:DCN_BASE__INST0_SEG0 (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h267 #define DCN_BASE__INST0_SEG0 0x00000012 macro
Dsienna_cichlid_ip_offset.h370 #define DCN_BASE__INST0_SEG0 0x00000012 macro
Dvega10_ip_offset.h305 #define DCN_BASE__INST0_SEG0 0x00000012 macro
Drenoir_ip_offset.h1369 #define DCN_BASE__INST0_SEG0 0x00000012 macro