/drivers/gpu/drm/amd/display/dc/core/ |
D | dc_link_hwss.c | 61 return DC_OK; in core_link_read_dpcd() 76 return DC_OK; in core_link_write_dpcd() 169 if (result == DC_OK && edpRev >= DP_EDP_12) { in edp_receiver_ready_T9() 175 if (result != DC_OK) in edp_receiver_ready_T9() 200 if (result == DC_OK && edpRev >= DP_EDP_12) { in edp_receiver_ready_T7() 208 if (result != DC_OK) in edp_receiver_ready_T7()
|
D | dc_link_dp.c | 1330 if (result == DC_OK) { in configure_lttpr_mode() 1344 if (result == DC_OK) { in configure_lttpr_mode() 1887 if (retval != DC_OK) in read_hpd_rx_irq_data() 1958 if (dpcd_result != DC_OK) { in hpd_rx_irq_check_link_loss_status() 2061 if (read_hpd_rx_irq_data(link, &irq_data) == DC_OK) in dp_verify_link_cap() 2961 if (result != DC_OK) { in dc_link_handle_hpd_rx_irq() 3067 enum dc_status st = DC_OK; in is_mst_supported() 3082 if (st == DC_OK && rev.raw >= DPCD_REV_12) { in is_mst_supported() 3086 if (st == DC_OK && cap.bits.MST_CAP == 1) in is_mst_supported() 3183 det_caps, sizeof(det_caps)) == DC_OK) { in get_active_converter_info() [all …]
|
D | dc_link.c | 635 if (status == DC_OK) { in read_current_link_settings_on_detect() 1703 status = DC_OK; in enable_link_dp() 1749 return DC_OK; in enable_link_dp_mst() 2353 status = DC_OK; in enable_link() 2357 status = DC_OK; in enable_link() 2360 status = DC_OK; in enable_link() 2366 if (status == DC_OK) in enable_link() 2468 return DC_OK; in dc_link_validate_mode_timing() 2491 return DC_OK; in dc_link_validate_mode_timing() 2980 return DC_OK; in dc_link_allocate_mst_payload() [all …]
|
D | dc_resource.c | 1253 return DC_OK; in resource_build_scaling_params_for_context() 1850 if (res != DC_OK) in dc_add_stream_to_ctx() 1930 return DC_OK; in dc_remove_stream_from_ctx() 2160 return DC_OK; in resource_map_pool_resources() 2217 if (result != DC_OK) in dc_validate_global_state() 2234 if (result != DC_OK) in dc_validate_global_state() 2261 if (result == DC_OK) in dc_validate_global_state() 2739 return DC_OK; in resource_map_clock_resources() 2916 enum dc_status res = DC_OK; in dc_validate_stream() 2923 if (res == DC_OK) { in dc_validate_stream() [all …]
|
D | dc_debug.c | 379 case DC_OK: in dc_status_to_str()
|
D | dc.c | 1384 if (result != DC_OK) in dc_commit_state_no_check() 1472 return DC_OK; in dc_commit_state() 1485 return (result == DC_OK); in dc_commit_state()
|
/drivers/gpu/drm/amd/display/dc/inc/ |
D | core_status.h | 30 DC_OK = 1, enumerator
|
/drivers/gpu/drm/amd/display/dc/hdcp/ |
D | hdcp_msg.c | 275 if (status != DC_OK) in dpcd_access_helper() 299 if (status != DC_OK) in dpcd_access_helper()
|
/drivers/gpu/drm/amd/display/dc/dce100/ |
D | dce100_resource.c | 838 return DC_OK; in build_mapped_resource() 893 return DC_OK; in dce100_validate_global() 905 if (result == DC_OK) in dce100_add_stream_to_ctx() 908 if (result == DC_OK) in dce100_add_stream_to_ctx() 927 return DC_OK; in dce100_validate_plane()
|
/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_resource.c | 1128 return DC_OK; in build_mapped_resource() 1140 if (result == DC_OK) in dcn10_add_stream_to_ctx() 1144 if (result == DC_OK) in dcn10_add_stream_to_ctx() 1206 return DC_OK; in dcn10_validate_plane() 1264 return DC_OK; in dcn10_validate_global() 1269 enum dc_status result = DC_OK; in dcn10_patch_unknown_plane_state()
|
D | dcn10_hw_sequencer.c | 796 return DC_OK; in dcn10_enable_stream_timing() 872 return DC_OK; in dcn10_enable_stream_timing() 1372 if (status == DC_OK && dpcd_power_state == DP_POWER_STATE_D0) { in dcn10_init_hw() 3760 return DC_OK; in dcn10_set_clock()
|
/drivers/gpu/drm/amd/display/dc/dce112/ |
D | dce112_resource.c | 887 return DC_OK; in build_mapped_resource() 992 return DC_OK; in resource_map_phy_clock_resources() 1024 if (result == DC_OK) in dce112_add_stream_to_ctx() 1028 if (result == DC_OK) in dce112_add_stream_to_ctx() 1041 return DC_OK; in dce112_validate_global()
|
/drivers/gpu/drm/amd/display/dc/dce110/ |
D | dce110_resource.c | 967 return DC_OK; in build_mapped_resource() 1051 return DC_OK; in dce110_validate_plane() 1106 return DC_OK; in dce110_validate_global() 1118 if (result == DC_OK) in dce110_add_stream_to_ctx() 1122 if (result == DC_OK) in dce110_add_stream_to_ctx()
|
D | dce110_hw_sequencer.c | 1395 return DC_OK; in dce110_enable_stream_timing() 1498 return DC_OK; in apply_single_controller_ctx_to_hw() 2114 return DC_OK; in dce110_apply_ctx_to_hw() 2169 if (DC_OK != status) in dce110_apply_ctx_to_hw() 2178 return DC_OK; in dce110_apply_ctx_to_hw()
|
/drivers/gpu/drm/amd/display/amdgpu_dm/ |
D | amdgpu_dm_mst_types.c | 865 if (dcn20_remove_stream_from_ctx(stream->ctx->dc, dc_state, stream) != DC_OK) in compute_mst_dsc_configs_for_state() 885 if (dc_stream_add_dsc_to_resource(stream->ctx->dc, dc_state, stream) != DC_OK) in compute_mst_dsc_configs_for_state()
|
D | amdgpu_dm.c | 1751 if (res != DC_OK) in amdgpu_dm_commit_zero_streams() 1758 if (res != DC_OK) { in amdgpu_dm_commit_zero_streams() 5378 enum dc_status dc_result = DC_OK; in create_validate_stream_for_sink() 5391 if (dc_result != DC_OK) { in create_validate_stream_for_sink() 5674 if (dc_validate_stream(dc, dm_crtc_state->stream) == DC_OK) in dm_crtc_helper_atomic_check() 6045 if (dc_validate_plane(dc, dm_plane_state->dc_state) == DC_OK) in dm_plane_atomic_check() 8293 dm_old_crtc_state->stream) != DC_OK) { in dm_update_crtc_state() 8336 dm_new_crtc_state->stream) != DC_OK) { in dm_update_crtc_state() 9024 if (status != DC_OK) { in amdgpu_dm_atomic_check()
|
/drivers/gpu/drm/amd/display/dc/dcn20/ |
D | dcn20_resource.c | 1649 return DC_OK; in build_pipe_hw_param() 1654 enum dc_status status = DC_OK; in dcn20_build_mapped_resource() 1722 enum dc_status result = DC_OK; in dcn20_add_dsc_to_stream_resource() 1768 return DC_OK; in remove_dsc_from_stream_resource() 1778 if (result == DC_OK) in dcn20_add_stream_to_ctx() 1782 if (result == DC_OK && dc_stream->timing.flags.DSC) in dcn20_add_stream_to_ctx() 1785 if (result == DC_OK) in dcn20_add_stream_to_ctx() 1794 enum dc_status result = DC_OK; in dcn20_remove_stream_from_ctx() 3327 return DC_OK;
|
D | dcn20_hwseq.c | 666 return DC_OK; in dcn20_enable_stream_timing() 768 return DC_OK; in dcn20_enable_stream_timing()
|
/drivers/gpu/drm/amd/display/dc/dcn30/ |
D | dcn30_hwseq.c | 532 if (status == DC_OK && dpcd_power_state == DP_POWER_STATE_D0) { in dcn30_init_hw()
|
/drivers/gpu/drm/amd/display/dc/dce80/ |
D | dce80_resource.c | 927 return DC_OK; in dce80_validate_global()
|
/drivers/gpu/drm/amd/display/dc/dce60/ |
D | dce60_resource.c | 922 return DC_OK; in dce60_validate_global()
|
/drivers/gpu/drm/amd/display/dc/dcn21/ |
D | dcn21_resource.c | 1766 enum dc_status result = DC_OK; in dcn21_patch_unknown_plane_state()
|