Home
last modified time | relevance | path

Searched refs:DIDT_DBR_CTRL0__PHASE_OFFSET_MASK (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h20705 #define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK 0xc macro
Dgfx_8_1_sh_mask.h21315 #define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK 0xc macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h29743 #define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK … macro
Dgc_9_1_sh_mask.h30944 #define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK … macro