Home
last modified time | relevance | path

Searched refs:DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu7_powertune.c188 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD…
330 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD…
472 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD…
616 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD…
800 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD…
Dvega10_powertune.c225 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK, DIDT_TD_CTRL0__DIDT_CTR…
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h18361 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
Dgfx_8_0_sh_mask.h20599 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
Dgfx_8_1_sh_mask.h21205 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h29234 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK … macro
Dgc_9_1_sh_mask.h30445 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK … macro
Dgc_9_2_1_sh_mask.h30719 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK … macro
Dgc_10_3_0_sh_mask.h47257 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK … macro
Dgc_10_1_0_sh_mask.h43492 #define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK … macro