Searched refs:DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT (Results 1 – 10 of 10) sorted by relevance
| /drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | smu7_powertune.c | 187 … DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, …
329 … DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, …
471 … DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, …
615 … DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, …
799 … DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, …
|
| D | vega10_powertune.c | 224 …RL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT, 0x…
|
| /drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_7_2_sh_mask.h | 18360 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT 0x2 macro
|
| D | gfx_8_0_sh_mask.h | 20598 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT 0x2 macro
|
| D | gfx_8_1_sh_mask.h | 21204 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT 0x2 macro
|
| /drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_sh_mask.h | 29221 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT … macro
|
| D | gc_9_1_sh_mask.h | 30432 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT … macro
|
| D | gc_9_2_1_sh_mask.h | 30705 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT … macro
|
| D | gc_10_3_0_sh_mask.h | 47242 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT … macro
|
| D | gc_10_1_0_sh_mask.h | 43477 #define DIDT_TD_CTRL0__PHASE_OFFSET__SHIFT … macro
|