Home
last modified time | relevance | path

Searched refs:DPLL_CTRL (Results 1 – 1 of 1) sorted by relevance

/drivers/gpu/drm/gma500/
Doaktrail_hdmi.c76 #define DPLL_CTRL 0x6000 macro
292 dpll = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_mode_set()
294 REG_WRITE(DPLL_CTRL, dpll | (DPLL_PWRDN | DPLL_RESET)); in oaktrail_crtc_hdmi_mode_set()
308 dpll = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_mode_set()
311 REG_WRITE(DPLL_CTRL, 0x00000008); in oaktrail_crtc_hdmi_mode_set()
314 REG_WRITE(DPLL_CTRL, (dpll | (clock.np << DPLL_PDIV_SHIFT) | DPLL_ENSTAT | DPLL_DITHEN)); in oaktrail_crtc_hdmi_mode_set()
419 temp = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_dpms()
421 REG_WRITE(DPLL_CTRL, temp | (DPLL_PWRDN | DPLL_RESET)); in oaktrail_crtc_hdmi_dpms()
433 temp = REG_READ(DPLL_CTRL); in oaktrail_crtc_hdmi_dpms()
435 REG_WRITE(DPLL_CTRL, temp & ~(DPLL_PWRDN | DPLL_RESET)); in oaktrail_crtc_hdmi_dpms()
[all …]