Home
last modified time | relevance | path

Searched refs:FLD_GET (Results 1 – 15 of 15) sorted by relevance

/drivers/video/fbdev/omap2/omapfb/dss/
Ddsi.c111 FLD_GET(dsi_read_reg(dsidev, idx), start, end)
1200 FLD_GET(dsi_read_reg(dsidev, DSI_##fld), start, end) in _dsi_print_reset_status()
1355 while (FLD_GET(dsi_read_reg(dsidev, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1754 while (FLD_GET(dsi_read_reg(dsidev, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2424 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2566 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2568 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2572 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2575 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2578 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
Dpll.c196 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
203 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
Ddss.c56 FLD_GET(dss_read_reg(idx), start, end)
1138 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_bind()
Ddispc.c49 FLD_GET(dispc_read_reg(idx), start, end)
986 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
992 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3195 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3196 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3240 lcd = FLD_GET(l, 23, 16); in dispc_mgr_lclk_rate()
3281 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3366 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
3989 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
Dhdmi.h262 FLD_GET(hdmi_read_reg(base, idx), start, end)
Ddss.h61 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
/drivers/gpu/drm/omapdrm/dss/
Ddsi.c112 FLD_GET(dsi_read_reg(dsi, idx), start, end)
1150 FLD_GET(dsi_read_reg(dsi, DSI_##fld), start, end) in _dsi_print_reset_status()
1294 while (FLD_GET(dsi_read_reg(dsi, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1640 while (FLD_GET(dsi_read_reg(dsi, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2371 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2509 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2511 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2515 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2518 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2521 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
Dhdmi4_cec.c143 if (FLD_GET(temp, 7, 7) == 0) in hdmi_cec_clear_tx_fifo()
160 if (FLD_GET(temp, 1, 0) == 0) in hdmi_cec_clear_rx_fifo()
234 if (FLD_GET(temp, 4, 4) != 0) { in hdmi_cec_adap_enable()
Dpll.c332 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
339 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
Dhdmi.h281 FLD_GET(hdmi_read_reg(base, idx), start, end)
Ddss.c55 FLD_GET(dss_read_reg(dss, idx), start, end)
1416 pr_info("OMAP DSS rev %d.%d\n", FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_probe_hardware()
Ddispc.c51 FLD_GET(dispc_read_reg(dispc, idx), start, end)
1219 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1225 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3261 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3262 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3328 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3416 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4821 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
Ddss.h66 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
/drivers/gpu/drm/gma500/
Dmdfld_dsi_output.h46 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
58 while (FLD_GET(REG_READ(reg), start, end) != val) { in REGISTER_FLD_WAIT()
/drivers/gpu/drm/tidss/
Dtidss_dispc.c380 static u32 FLD_GET(u32 val, u32 start, u32 end) in FLD_GET() function
392 return FLD_GET(dispc_read(dispc, idx), start, end); in REG_GET()
405 return FLD_GET(dispc_vid_read(dispc, hw_plane, idx), start, end); in VID_REG_GET()
419 return FLD_GET(dispc_vp_read(dispc, vp, idx), start, end); in VP_REG_GET()
433 return FLD_GET(dispc_ovr_read(dispc, ovr, idx), start, end); in OVR_REG_GET()