Home
last modified time | relevance | path

Searched refs:HDMI_CONTROL (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_stream_encoder.c577 REG_UPDATE_6(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
588 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc3_stream_encoder_hdmi_set_stream_attribute()
592 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
596 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
603 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
607 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
613 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
626 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
638 REG_UPDATE_2(HDMI_CONTROL, in enc3_stream_encoder_hdmi_set_stream_attribute()
Ddcn30_dio_stream_encoder.h51 SRI(HDMI_CONTROL, DIG, id), \
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.c577 REG_UPDATE_3(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
582 REG_UPDATE_5(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
592 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in dce110_stream_encoder_hdmi_set_stream_attribute()
596 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
600 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
607 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
611 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
617 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
631 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
643 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
[all …]
Ddce_stream_encoder.h68 SRI(HDMI_CONTROL, DIG, id), \
136 SE_SF(HDMI_CONTROL, HDMI_PACKET_GEN_VERSION, mask_sh),\
137 SE_SF(HDMI_CONTROL, HDMI_KEEPOUT_MODE, mask_sh),\
138 SE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\
139 SE_SF(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\
302 SE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\
303 SE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\
312 SE_SF(HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\
313 SE_SF(HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\
669 uint32_t HDMI_CONTROL; member
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.c513 REG_UPDATE_6(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
524 REG_UPDATE(HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in enc1_stream_encoder_hdmi_set_stream_attribute()
528 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
532 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
539 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
543 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
549 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
562 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
574 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
1010 REG_UPDATE_5(HDMI_CONTROL, in enc1_reset_hdmi_stream_attribute()
Ddcn10_stream_encoder.h55 SRI(HDMI_CONTROL, DIG, id), \
138 uint32_t HDMI_CONTROL; member
/drivers/gpu/drm/radeon/
Devergreen_hdmi.c324 val = RREG32(HDMI_CONTROL + offset); in dce4_hdmi_set_color_depth()
351 WREG32(HDMI_CONTROL + offset, val); in dce4_hdmi_set_color_depth()
Drv770d.h681 #define HDMI_CONTROL 0x7400 macro
Devergreend.h520 #define HDMI_CONTROL 0x7030 macro
/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c1614 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0); in dce_v10_0_afmt_setmode()
1615 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in dce_v10_0_afmt_setmode()
1620 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v10_0_afmt_setmode()
1621 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1); in dce_v10_0_afmt_setmode()
1626 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v10_0_afmt_setmode()
1627 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2); in dce_v10_0_afmt_setmode()
Ddce_v11_0.c1656 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0); in dce_v11_0_afmt_setmode()
1657 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0); in dce_v11_0_afmt_setmode()
1662 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v11_0_afmt_setmode()
1663 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1); in dce_v11_0_afmt_setmode()
1668 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1); in dce_v11_0_afmt_setmode()
1669 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2); in dce_v11_0_afmt_setmode()