Home
last modified time | relevance | path

Searched refs:LB_MEMORY_CTRL (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_transform.h93 SRI(LB_MEMORY_CTRL, LB, id), \
247 XFM_SF(LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mask_sh), \
248 XFM_SF(LB_MEMORY_CTRL, LB_MEMORY_SIZE, mask_sh), \
602 uint32_t LB_MEMORY_CTRL; member
Ddce_transform.c418 REG_SET_2(LB_MEMORY_CTRL, 0, in dce_transform_set_scaler()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dpp_dscl.c228 REG_SET_2(LB_MEMORY_CTRL, 0, in dpp1_dscl_set_lb()
Ddcn10_dpp.h58 SRI(LB_MEMORY_CTRL, DSCL, id), \
1101 uint32_t LB_MEMORY_CTRL; \
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dpp.h103 SRI(LB_MEMORY_CTRL, DSCL, id), \
/drivers/gpu/drm/radeon/
Dcikd.h864 #define LB_MEMORY_CTRL 0x6b04 macro
Dcik.c8851 WREG32(LB_MEMORY_CTRL + radeon_crtc->crtc_offset, in dce8_line_buffer_adjust()
/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c629 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg); in dce_v10_0_line_buffer_adjust()
Ddce_v11_0.c655 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg); in dce_v11_0_line_buffer_adjust()