Home
last modified time | relevance | path

Searched refs:MC_CONFIG__MCDZ_WR_ENABLE_MASK (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_sh_mask.h33 #define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x8 macro
Dgmc_8_2_sh_mask.h33 #define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x8 macro
Dgmc_6_0_sh_mask.h1592 #define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x00000008L macro
Dgmc_7_1_sh_mask.h33 #define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x8 macro
Dgmc_8_1_sh_mask.h33 #define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x8 macro