Searched refs:REG_DSI_28nm_PHY_PLL_LPFC1_CFG (Results 1 – 2 of 2) sorted by relevance
158 pll_write(base + REG_DSI_28nm_PHY_PLL_LPFC1_CFG, 0x70); in dsi_pll_28nm_clk_set_rate()
1170 #define REG_DSI_28nm_PHY_PLL_LPFC1_CFG 0x00000030 macro